mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-19 09:43:08 +00:00
a70bdafd67
Split arasan_zynqmp_set_tapdelay() to handle input and output tapdelays separately. This is required to handle zero values for ITAP and OTAP values. If we dont split, we will have to remove the if() in the function, which makes ITAP values to be overwritten when OTAP values are called to set and vice-versa. Restrict tap_delay value calculated to max allowed 8 bits for ITAP and 6 bits for OTAP for ZynqMP. Signed-off-by: Ashok Reddy Soma <ashok.reddy.soma@xilinx.com> Reviewed-by: Jaehoon Chung <jh80.chung@samsung.com> Signed-off-by: Michal Simek <michal.simek@xilinx.com>
21 lines
603 B
C
21 lines
603 B
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Xilinx ZynqMP SoC Tap Delay Programming
|
|
*
|
|
* Copyright (C) 2018 Xilinx, Inc.
|
|
*/
|
|
|
|
#ifndef __ZYNQMP_TAP_DELAY_H__
|
|
#define __ZYNQMP_TAP_DELAY_H__
|
|
|
|
#ifdef CONFIG_ARCH_ZYNQMP
|
|
void zynqmp_dll_reset(u8 deviceid);
|
|
void arasan_zynqmp_set_in_tapdelay(u8 device_id, u32 itap_delay);
|
|
void arasan_zynqmp_set_out_tapdelay(u8 device_id, u32 otap_delay);
|
|
#else
|
|
inline void zynqmp_dll_reset(u8 deviceid) {}
|
|
inline void arasan_zynqmp_set_in_tapdelay(u8 device_id, u32 itap_delay) {}
|
|
inline void arasan_zynqmp_set_out_tapdelay(u8 device_id, u32 otap_delay) {}
|
|
#endif
|
|
|
|
#endif
|