Mirrors/u-boot
2
0
Fork 0
mirror of https://github.com/AsahiLinux/u-boot synced 2024-12-18 17:23:09 +00:00
Code Issues Projects Releases Packages Wiki Activity
u-boot/arch/arm/mach-rmobile/include/mach/rcar-base.h
Tom Rini 83d290c56f SPDX: Convert all of our single license tags to Linux Kernel style 
When U-Boot started using SPDX tags we were among the early adopters and
there weren't a lot of other examples to borrow from.  So we picked the
area of the file that usually had a full license text and replaced it
with an appropriate SPDX-License-Identifier: entry.  Since then, the
Linux Kernel has adopted SPDX tags and they place it as the very first
line in a file (except where shebangs are used, then it's second line)
and with slightly different comment styles than us.

In part due to community overlap, in part due to better tag visibility
and in part for other minor reasons, switch over to that style.

This commit changes all instances where we have a single declared
license in the tag as both the before and after are identical in tag
contents.  There's also a few places where I found we did not have a tag
and have introduced one.

Signed-off-by: Tom Rini <trini@konsulko.com>
2018-05-07 09:34:12 -04:00

1046 lines
30 KiB
C
Raw Blame History

/* SPDX-License-Identifier: GPL-2.0 */
/*
* arch/arm/include/asm/arch-rmobile/rcar-base.h
*
* Copyright (C) 2013,2014 Renesas Electronics Corporation
*/
#ifndef __ASM_ARCH_RCAR_BASE_H
#define __ASM_ARCH_RCAR_BASE_H
/*
* R-Car (R8A7790/R8A7791/R8A7792/R8A7793/R8A7794) I/O Addresses
*/
#define RWDT_BASE 0xE6020000
#define SWDT_BASE 0xE6030000
#define LBSC_BASE 0xFEC00200
#define DBSC3_0_BASE 0xE6790000
#define DBSC3_1_BASE 0xE67A0000
#define TMU_BASE 0xE61E0000
#define GPIO5_BASE 0xE6055000
#define SH_QSPI_BASE 0xE6B10000
/* SCIF */
#define SCIF0_BASE 0xE6E60000
#define SCIF1_BASE 0xE6E68000
#define SCIF2_BASE 0xE6E58000
#define SCIF3_BASE 0xE6EA8000
#define SCIF4_BASE 0xE6EE0000
#define SCIF5_BASE 0xE6EE8000
#define SCIFA0_BASE 0xE6C40000
#define SCIFA1_BASE 0xE6C50000
#define SCIFA2_BASE 0xE6C60000
/* Module stop status register */
#define MSTPSR0 0xE6150030
#define MSTPSR1 0xE6150038
#define MSTPSR2 0xE6150040
#define MSTPSR3 0xE6150048
#define MSTPSR4 0xE615004C
#define MSTPSR5 0xE615003C
#define MSTPSR7 0xE61501C4
#define MSTPSR8 0xE61509A0
#define MSTPSR9 0xE61509A4
#define MSTPSR10 0xE61509A8
#define MSTPSR11 0xE61509AC
/* Realtime module stop control register */
#define RMSTPCR0 0xE6150110
#define RMSTPCR1 0xE6150114
#define RMSTPCR2 0xE6150118
#define RMSTPCR3 0xE615011C
#define RMSTPCR4 0xE6150120
#define RMSTPCR5 0xE6150124
#define RMSTPCR7 0xE615012C
#define RMSTPCR8 0xE6150980
#define RMSTPCR9 0xE6150984
#define RMSTPCR10 0xE6150988
#define RMSTPCR11 0xE615098C
/* System module stop control register */
#define SMSTPCR0 0xE6150130
#define SMSTPCR1 0xE6150134
#define SMSTPCR2 0xE6150138
#define SMSTPCR3 0xE615013C
#define SMSTPCR4 0xE6150140
#define SMSTPCR5 0xE6150144
#define SMSTPCR7 0xE615014C
#define SMSTPCR8 0xE6150990
#define SMSTPCR9 0xE6150994
#define SMSTPCR10 0xE6150998
#define SMSTPCR11 0xE615099C
/*
* SH-I2C
* Ch2 and ch3 are different address. These are defined
* in the header of each SoCs.
*/
#define CONFIG_SYS_I2C_SH_BASE0 0xE6500000
#define CONFIG_SYS_I2C_SH_BASE1 0xE6510000
/* RCAR-I2C */
#define CONFIG_SYS_RCAR_I2C0_BASE 0xE6508000
#define CONFIG_SYS_RCAR_I2C1_BASE 0xE6518000
#define CONFIG_SYS_RCAR_I2C2_BASE 0xE6530000
#define CONFIG_SYS_RCAR_I2C3_BASE 0xE6540000
/* SDHI */
#define CONFIG_SYS_SH_SDHI0_BASE 0xEE100000
#define S3C_BASE 0xE6784000
#define S3C_INT_BASE 0xE6784A00
#define S3C_MEDIA_BASE 0xE6784B00
#define S3C_QOS_DCACHE_BASE 0xE6784BDC
#define S3C_QOS_CCI0_BASE 0xE6784C00
#define S3C_QOS_CCI1_BASE 0xE6784C24
#define S3C_QOS_MXI_BASE 0xE6784C48
#define S3C_QOS_AXI_BASE 0xE6784C6C
#define DBSC3_0_QOS_R0_BASE 0xE6791000
#define DBSC3_0_QOS_R1_BASE 0xE6791100
#define DBSC3_0_QOS_R2_BASE 0xE6791200
#define DBSC3_0_QOS_R3_BASE 0xE6791300
#define DBSC3_0_QOS_R4_BASE 0xE6791400
#define DBSC3_0_QOS_R5_BASE 0xE6791500
#define DBSC3_0_QOS_R6_BASE 0xE6791600
#define DBSC3_0_QOS_R7_BASE 0xE6791700
#define DBSC3_0_QOS_R8_BASE 0xE6791800
#define DBSC3_0_QOS_R9_BASE 0xE6791900
#define DBSC3_0_QOS_R10_BASE 0xE6791A00
#define DBSC3_0_QOS_R11_BASE 0xE6791B00
#define DBSC3_0_QOS_R12_BASE 0xE6791C00
#define DBSC3_0_QOS_R13_BASE 0xE6791D00
#define DBSC3_0_QOS_R14_BASE 0xE6791E00
#define DBSC3_0_QOS_R15_BASE 0xE6791F00
#define DBSC3_0_QOS_W0_BASE 0xE6792000
#define DBSC3_0_QOS_W1_BASE 0xE6792100
#define DBSC3_0_QOS_W2_BASE 0xE6792200
#define DBSC3_0_QOS_W3_BASE 0xE6792300
#define DBSC3_0_QOS_W4_BASE 0xE6792400
#define DBSC3_0_QOS_W5_BASE 0xE6792500
#define DBSC3_0_QOS_W6_BASE 0xE6792600
#define DBSC3_0_QOS_W7_BASE 0xE6792700
#define DBSC3_0_QOS_W8_BASE 0xE6792800
#define DBSC3_0_QOS_W9_BASE 0xE6792900
#define DBSC3_0_QOS_W10_BASE 0xE6792A00
#define DBSC3_0_QOS_W11_BASE 0xE6792B00
#define DBSC3_0_QOS_W12_BASE 0xE6792C00
#define DBSC3_0_QOS_W13_BASE 0xE6792D00
#define DBSC3_0_QOS_W14_BASE 0xE6792E00
#define DBSC3_0_QOS_W15_BASE 0xE6792F00
#define DBSC3_0_DBADJ2 0xE67900C8
#define CCI_400_MAXOT_1 0xF0091110
#define CCI_400_MAXOT_2 0xF0092110
#define CCI_400_QOSCNTL_1 0xF009110C
#define CCI_400_QOSCNTL_2 0xF009210C
#define MXI_BASE 0xFE960000
#define MXI_QOS_BASE 0xFE960300
#define SYS_AXI_SYX64TO128_BASE 0xFF800300
#define SYS_AXI_AVB_BASE 0xFF800340
#define SYS_AXI_AX2M_BASE 0xFF800380
#define SYS_AXI_CC50_BASE 0xFF8003C0
#define SYS_AXI_CCI_BASE 0xFF800440
#define SYS_AXI_CS_BASE 0xFF800480
#define SYS_AXI_DDM_BASE 0xFF8004C0
#define SYS_AXI_ETH_BASE 0xFF800500
#define SYS_AXI_G2D_BASE 0xFF800540
#define SYS_AXI_IMP0_BASE 0xFF800580
#define SYS_AXI_IMP1_BASE 0xFF8005C0
#define SYS_AXI_IMUX0_BASE 0xFF800600
#define SYS_AXI_IMUX1_BASE 0xFF800640
#define SYS_AXI_IMUX2_BASE 0xFF800680
#define SYS_AXI_LBS_BASE 0xFF8006C0
#define SYS_AXI_MMUDS_BASE 0xFF800700
#define SYS_AXI_MMUM_BASE 0xFF800740
#define SYS_AXI_MMUR_BASE 0xFF800780
#define SYS_AXI_MMUS0_BASE 0xFF8007C0
#define SYS_AXI_MMUS1_BASE 0xFF800800
#define SYS_AXI_MPXM_BASE 0xFF800840
#define SYS_AXI_MTSB0_BASE 0xFF800880
#define SYS_AXI_MTSB1_BASE 0xFF8008C0
#define SYS_AXI_PCI_BASE 0xFF800900
#define SYS_AXI_RTX_BASE 0xFF800940
#define SYS_AXI_SAT0_BASE 0xFF800980
#define SYS_AXI_SAT1_BASE 0xFF8009C0
#define SYS_AXI_SDM0_BASE 0xFF800A00
#define SYS_AXI_SDM1_BASE 0xFF800A40
#define SYS_AXI_SDS0_BASE 0xFF800A80
#define SYS_AXI_SDS1_BASE 0xFF800AC0
#define SYS_AXI_TRAB_BASE 0xFF800B00 /* SYS_AXI_TRKF_BASE in R*A7794 */
#define SYS_AXI_UDM0_BASE 0xFF800B80
#define SYS_AXI_UDM1_BASE 0xFF800BC0
#define SYS_AXI_USB20_BASE 0xFF800C00
#define SYS_AXI_USB21_BASE 0xFF800C40
#define SYS_AXI_USB22_BASE 0xFF800C80
#define SYS_AXI_USB30_BASE 0xFF800CC0
#define SYS_AXI_ADM_BASE 0xFF800D00
#define SYS_AXI_ADS_BASE 0xFF800D40
#define SYS_AXI_SYX_BASE 0xFF800FB8
#define SYS_AXI_AXI64TO128W_BASE 0xFF801300
#define SYS_AXI_AVBW_BASE 0xFF801340
#define SYS_AXI_CC50W_BASE 0xFF8013C0
#define SYS_AXI_CCIW_BASE 0xFF801440
#define SYS_AXI_CSW_BASE 0xFF801480
#define SYS_AXI_G2DW_BASE 0xFF801540
#define SYS_AXI_IMUX0W_BASE 0xFF801600
#define SYS_AXI_IMUX1W_BASE 0xFF801640
#define SYS_AXI_IMUX2W_BASE 0xFF801680
#define SYS_AXI_LBSW_BASE 0xFF8016C0
#define SYS_AXI_RTXW_BASE 0xFF801940
#define SYS_AXI_SDM0W_BASE 0xFF801A00
#define SYS_AXI_SDM1W_BASE 0xFF801A40
#define SYS_AXI_SDS0W_BASE 0xFF801A80
#define SYS_AXI_SDS1W_BASE 0xFF801AC0
#define SYS_AXI_TRABW_BASE 0xFF801B00 /* SYS_AXI_TRKF_BASE in R*A7794 */
#define SYS_AXI_UDM0W_BASE 0xFF801B80
#define SYS_AXI_UDM1W_BASE 0xFF801BC0
#define SYS_AXI_ADMW_BASE 0xFF801D00
#define SYS_AXI_ADSW_BASE 0xFF801D40
#define SYS_AXI_SYXW_BASE 0xFF801FB8
#define RT_AXI_SHX_BASE 0xFF810100
#define RT_AXI_DBG_BASE 0xFF810140 /* R8A7791 only */
#define RT_AXI_RDM_BASE 0xFF810180 /* R8A7791 only */
#define RT_AXI_RDS_BASE 0xFF8101C0
#define RT_AXI_RTX64TO128_BASE 0xFF810200
#define RT_AXI_STPRO_BASE 0xFF810240
#define RT_AXI_SY2RT_BASE 0xFF810280 /* R8A7791 only */
#define RT_AXI_RT_BASE 0xFF810FC0
#define RT_AXI_SHXW_BASE 0xFF811100
#define RT_AXI_DBGW_BASE 0xFF811140
#define RT_AXI_RTX64TO128W_BASE 0xFF811200
#define RT_AXI_RTW_BASE 0xFF811FC0
#define MP_AXI_ADSP_BASE 0xFF820100
#define MP_AXI_ASDS0_BASE 0xFF8201C0
#define MP_AXI_ASDS1_BASE 0xFF820200
#define MP_AXI_MLP_BASE 0xFF820240
#define MP_AXI_MMUMP_BASE 0xFF820280
#define MP_AXI_SPU_BASE 0xFF8202C0
#define MP_AXI_SPUC_BASE 0xFF820300
#define SYS_AXI256_AXI128TO256_BASE 0xFF860100
#define SYS_AXI256_SYX_BASE 0xFF860140
#define SYS_AXI256_AXM_BASE 0xFF860140
#define SYS_AXI256_MPX_BASE 0xFF860180
#define SYS_AXI256_MXI_BASE 0xFF8601C0
#define SYS_AXI256_IMP0_BASE 0xFF860580
#define SYS_AXI256_SY2_BASE 0xFF860FC0
#define SYS_AXI256_AXI128TO256W_BASE 0xFF861100
#define SYS_AXI256_AXMW_BASE 0xFF861140
#define SYS_AXI256_MXIW_BASE 0xFF8611C0
#define SYS_AXI256_IMP0W_BASE 0xFF861580
#define SYS_AXI256_SY2W_BASE 0xFF861FC0
#define CCI_AXI_MMUS0_BASE 0xFF880100
#define CCI_AXI_SYX2_BASE 0xFF880140
#define CCI_AXI_MMUR_BASE 0xFF880180
#define CCI_AXI_MMUDS_BASE 0xFF8801C0
#define CCI_AXI_MMUM_BASE 0xFF880200
#define CCI_AXI_MXI_BASE 0xFF880240
#define CCI_AXI_MMUS1_BASE 0xFF880280
#define CCI_AXI_MMUMP_BASE 0xFF8802C0
#define MEDIA_AXI_MXR_BASE 0xFE960080 /* R8A7791 only */
#define MEDIA_AXI_MXW_BASE 0xFE9600C0 /* R8A7791 only */
#define MEDIA_AXI_JPR_BASE 0xFE964100
#define MEDIA_AXI_JPW_BASE 0xFE966100
#define MEDIA_AXI_GCU0R_BASE 0xFE964140
#define MEDIA_AXI_GCU0W_BASE 0xFE966140
#define MEDIA_AXI_GCU1R_BASE 0xFE964180
#define MEDIA_AXI_GCU1W_BASE 0xFE966180
#define MEDIA_AXI_TDMR_BASE 0xFE964500
#define MEDIA_AXI_TDMW_BASE 0xFE966500
#define MEDIA_AXI_VSP0CR_BASE 0xFE964540
#define MEDIA_AXI_VSP0CW_BASE 0xFE966540
#define MEDIA_AXI_VSP1CR_BASE 0xFE964580
#define MEDIA_AXI_VSP1CW_BASE 0xFE966580
#define MEDIA_AXI_VSPDU0CR_BASE 0xFE9645C0
#define MEDIA_AXI_VSPDU0CW_BASE 0xFE9665C0
#define MEDIA_AXI_VSPDU1CR_BASE 0xFE964600
#define MEDIA_AXI_VSPDU1CW_BASE 0xFE966600
#define MEDIA_AXI_FDP0R_BASE 0xFE964D40
#define MEDIA_AXI_FDP0W_BASE 0xFE966D40
#define MEDIA_AXI_IMSR_BASE 0xFE964D80
#define MEDIA_AXI_IMSW_BASE 0xFE966D80
#define MEDIA_AXI_VSP1R_BASE 0xFE965100
#define MEDIA_AXI_VSP1W_BASE 0xFE967100
#define MEDIA_AXI_FDP1R_BASE 0xFE965140
#define MEDIA_AXI_FDP1W_BASE 0xFE967140
#define MEDIA_AXI_IMRR_BASE 0xFE965180
#define MEDIA_AXI_IMRW_BASE 0xFE967180
#define MEDIA_AXI_FDP2R_BASE 0xFE9651C0
#define MEDIA_AXI_FDP2W_BASE 0xFE966DC0
#define MEDIA_AXI_DU1R_BASE 0xFE9655C0
#define MEDIA_AXI_DU1W_BASE 0xFE9675C0
#define MEDIA_AXI_VCP0CR_BASE 0xFE965900
#define MEDIA_AXI_VCP0CW_BASE 0xFE967900
#define MEDIA_AXI_VCP0VR_BASE 0xFE965940
#define MEDIA_AXI_VCP0VW_BASE 0xFE967940
#define MEDIA_AXI_VPC0R_BASE 0xFE965980
#define MEDIA_AXI_VCP1CR_BASE 0xFE965D00
#define MEDIA_AXI_VCP1CW_BASE 0xFE967D00
#define MEDIA_AXI_VCP1VR_BASE 0xFE965D40
#define MEDIA_AXI_VCP1VW_BASE 0xFE967D40
#define MEDIA_AXI_VPC1R_BASE 0xFE965D80
#if defined (CONFIG_R8A7792)
#define MEDIA_AXI_VCTU0R_BASE 0xFE964500 /* R8A7792 */
#define MEDIA_AXI_VCTU0W_BASE 0xFE966500
#define MEDIA_AXI_VDCTU0R_BASE 0xFE964540
#define MEDIA_AXI_VDCTU0W_BASE 0xFE966540
#define MEDIA_AXI_VDCTU1R_BASE 0xFE964580
#define MEDIA_AXI_VDCTU1W_BASE 0xFE966580
#define MEDIA_AXI_VIN0W_BASE 0xFE967580
#define MEDIA_AXI_VIN1W_BASE 0xFE966D80
#define MEDIA_AXI_RDRW_BASE 0xFE9675C0
#define MEDIA_AXI_IMS01R_BASE 0xFE965500
#define MEDIA_AXI_IMS01W_BASE 0xFE967500
#define MEDIA_AXI_IMS23R_BASE 0xFE965540 /* FIXME */
#define MEDIA_AXI_IMS23W_BASE 0xFE967540
#define MEDIA_AXI_IMS45R_BASE 0xFE964D00
#define MEDIA_AXI_IMS45W_BASE 0xFE966D00
#define MEDIA_AXI_ROTCE4R_BASE 0xFE965100
#define MEDIA_AXI_ROTCE4W_BASE 0xFE967100
#define MEDIA_AXI_ROTVLC4R_BASE 0xFE965140
#define MEDIA_AXI_ROTVLC4W_BASE 0xFE965140
#define MEDIA_AXI_VSPD0R_BASE 0xFE964900
#define MEDIA_AXI_VSPD0W_BASE 0xFE966900
#define MEDIA_AXI_VSPD1R_BASE 0xFE964940
#define MEDIA_AXI_VSPD1W_BASE 0xFE966940
#define MEDIA_AXI_DU0R_BASE 0xFE964980
#define MEDIA_AXI_DU0W_BASE 0xFE966980
#define MEDIA_AXI_VSP0R_BASE 0xFE9649C0
#define MEDIA_AXI_VSP0W_BASE 0xFE9669C0
#define MEDIA_AXI_ROTCE0R_BASE 0xFE965900
#define MEDIA_AXI_ROTCE0W_BASE 0xFE967900
#define MEDIA_AXI_ROTVLC0R_BASE 0xFE965940
#define MEDIA_AXI_ROTVLC0W_BASE 0xFE967940
#define MEDIA_AXI_ROTCE1R_BASE 0xFE965980
#define MEDIA_AXI_ROTCE1W_BASE 0xFE967980
#define MEDIA_AXI_ROTVLC1R_BASE 0xFE9659C0
#define MEDIA_AXI_ROTVLC1W_BASE 0xFE9679C0
#define MEDIA_AXI_ROTCE2R_BASE 0xFE965D00
#define MEDIA_AXI_ROTCE2W_BASE 0xFE967D00
#define MEDIA_AXI_ROTVLC2R_BASE 0xFE965D40
#define MEDIA_AXI_ROTVLC2W_BASE 0xFE967D40
#define MEDIA_AXI_ROTCE3R_BASE 0xFE965D80
#define MEDIA_AXI_ROTCE3W_BASE 0xFE967D80
#define MEDIA_AXI_ROTVLC3R_BASE 0xFE965DC0
#define MEDIA_AXI_ROTVLC3W_BASE 0xFE967DC0
#else /* R8A7792 */
#define MEDIA_AXI_VIN0W_BASE 0xFE966900
#define MEDIA_AXI_VSPD0R_BASE 0xFE965500
#define MEDIA_AXI_VSPD0W_BASE 0xFE967500
#define MEDIA_AXI_VSPD1R_BASE 0xFE965540
#define MEDIA_AXI_VSPD1W_BASE 0xFE967540
#define MEDIA_AXI_DU0R_BASE 0xFE965580
#define MEDIA_AXI_DU0W_BASE 0xFE967580
#define MEDIA_AXI_VSP0R_BASE 0xFE964D00
#define MEDIA_AXI_VSP0W_BASE 0xFE966D00
#endif /* R8A7792 */
#define SYS_AXI_AVBDMSCR 0xFF802000
#define SYS_AXI_SYX2DMSCR 0xFF802004
#define SYS_AXI_AX2MDMSCR 0xFF802004
#define SYS_AXI_CC50DMSCR 0xFF802008
#define SYS_AXI_CC51DMSCR 0xFF80200C
#define SYS_AXI_CCIDMSCR 0xFF802010
#define SYS_AXI_CSDMSCR 0xFF802014
#define SYS_AXI_DDMDMSCR 0xFF802018
#define SYS_AXI_ETHDMSCR 0xFF80201C
#define SYS_AXI_G2DDMSCR 0xFF802020
#define SYS_AXI_IMP0DMSCR 0xFF802024
#define SYS_AXI_IMP1DMSCR 0xFF802028
#define SYS_AXI_LBSDMSCR 0xFF80202C
#define SYS_AXI_MMUDSDMSCR 0xFF802030
#define SYS_AXI_MMUMXDMSCR 0xFF802034
#define SYS_AXI_MMURDDMSCR 0xFF802038
#define SYS_AXI_MMUS0DMSCR 0xFF80203C
#define SYS_AXI_MMUS1DMSCR 0xFF802040
#define SYS_AXI_MPXDMSCR 0xFF802044
#define SYS_AXI_MTSB0DMSCR 0xFF802048
#define SYS_AXI_MTSB1DMSCR 0xFF80204C
#define SYS_AXI_PCIDMSCR 0xFF802050
#define SYS_AXI_RTXDMSCR 0xFF802054
#define SYS_AXI_SAT0DMSCR 0xFF802058
#define SYS_AXI_SAT1DMSCR 0xFF80205C
#define SYS_AXI_SDM0DMSCR 0xFF802060
#define SYS_AXI_SDM1DMSCR 0xFF802064
#define SYS_AXI_SDS0DMSCR 0xFF802068
#define SYS_AXI_SDS1DMSCR 0xFF80206C
#define SYS_AXI_ETRABDMSCR 0xFF802070
#define SYS_AXI_ETRKFDMSCR 0xFF802074
#define SYS_AXI_UDM0DMSCR 0xFF802078
#define SYS_AXI_UDM1DMSCR 0xFF80207C
#define SYS_AXI_USB20DMSCR 0xFF802080
#define SYS_AXI_USB21DMSCR 0xFF802084
#define SYS_AXI_USB22DMSCR 0xFF802088
#define SYS_AXI_USB30DMSCR 0xFF80208C
#define SYS_AXI_X128TO64SLVDMSCR 0xFF802100
#define SYS_AXI_X64TO128SLVDMSCR 0xFF802104
#define SYS_AXI_AVBSLVDMSCR 0xFF802108
#define SYS_AXI_SYX2SLVDMSCR 0xFF80210C
#define SYS_AXI_AX2SLVDMSCR 0xFF80210C
#define SYS_AXI_ETHSLVDMSCR 0xFF802110
#define SYS_AXI_GICSLVDMSCR 0xFF802114
#define SYS_AXI_IMPSLVDMSCR 0xFF802118
#define SYS_AXI_IMX0SLVDMSCR 0xFF80211C
#define SYS_AXI_IMX1SLVDMSCR 0xFF802120
#define SYS_AXI_IMX2SLVDMSCR 0xFF802124
#define SYS_AXI_LBSSLVDMSCR 0xFF802128
#define SYS_AXI_MMC0SLVDMSCR 0xFF80212C
#define SYS_AXI_MMC1SLVDMSCR 0xFF802130
#define SYS_AXI_MPXSLVDMSCR 0xFF802134
#define SYS_AXI_MTSB0SLVDMSCR 0xFF802138
#define SYS_AXI_MTSB1SLVDMSCR 0xFF80213C
#define SYS_AXI_MXTSLVDMSCR 0xFF802140
#define SYS_AXI_PCISLVDMSCR 0xFF802144
#define SYS_AXI_SYAPBSLVDMSCR 0xFF802148
#define SYS_AXI_QSAPBSLVDMSCR 0xFF80214C
#define SYS_AXI_RTXSLVDMSCR 0xFF802150
#define SYS_AXI_SAPC1SLVDMSCR 0xFF802154
#define SYS_AXI_SAPC2SLVDMSCR 0xFF802158
#define SYS_AXI_SAPC3SLVDMSCR 0xFF80215C
#define SYS_AXI_SAPC65SLVDMSCR 0xFF802160
#define SYS_AXI_SAPC8SLVDMSCR 0xFF802164
#define SYS_AXI_SAT0SLVDMSCR 0xFF802168
#define SYS_AXI_SAT1SLVDMSCR 0xFF80216C
#define SYS_AXI_SDAP0SLVDMSCR 0xFF802170
#define SYS_AXI_SDAP1SLVDMSCR 0xFF802174
#define SYS_AXI_SDAP2SLVDMSCR 0xFF802178
#define SYS_AXI_SDAP3SLVDMSCR 0xFF80217C
#define SYS_AXI_SGXSLVDMSCR 0xFF802180
#define SYS_AXI_SGXSLV1SLVDMSCR 0xFF802184
#define SYS_AXI_STBSLVDMSCR 0xFF802188
#define SYS_AXI_STMSLVDMSCR 0xFF80218C
#define SYS_AXI_SYXXDEFAULTSLAVESLVDMSCR 0xFF802190
#define SYS_AXI_TSPL0SLVDMSCR 0xFF802194
#define SYS_AXI_TSPL1SLVDMSCR 0xFF802198
#define SYS_AXI_TSPL2SLVDMSCR 0xFF80219C
#define SYS_AXI_USB20SLVDMSCR 0xFF8021A0
#define SYS_AXI_USB21SLVDMSCR 0xFF8021A4
#define SYS_AXI_USB22SLVDMSCR 0xFF8021A8
#define SYS_AXI_USB30SLVDMSCR 0xFF8021AC
#define SYS_AXI_UTLBDSSLVDMSCR 0xFF8021B0
#define SYS_AXI_UTLBS0SLVDMSCR 0xFF8021B4
#define SYS_AXI_UTLBS1SLVDMSCR 0xFF8021B8
#define SYS_AXI_ROT0DMSCR 0xFF802320
#define SYS_AXI_ROT1DMSCR 0xFF802324
#define SYS_AXI_ROT2DMSCR 0xFF802328
#define SYS_AXI_ROT3DMSCR 0xFF80232C
#define SYS_AXI_ROT4DMSCR 0xFF802330
#define SYS_AXI_IMUX3SLVDMSCR 0xFF802334
#define SYS_AXI_STBR0SLVDMSCR 0xFF803200
#define SYS_AXI_STBR0PSLVDMSCR 0xFF803204
#define SYS_AXI_STBR0XSLVDMSCR 0xFF803208
#define SYS_AXI_STBR1SLVDMSCR 0xFF803210
#define SYS_AXI_STBR1PSLVDMSCR 0xFF803214
#define SYS_AXI_STBR1XSLVDMSCR 0xFF803218
#define SYS_AXI_STBR2SLVDMSCR 0xFF803220
#define SYS_AXI_STBR2PSLVDMSCR 0xFF803224
#define SYS_AXI_STBR2XSLVDMSCR 0xFF803228
#define SYS_AXI_STBR3SLVDMSCR 0xFF803230
#define SYS_AXI_STBR3PSLVDMSCR 0xFF803234
#define SYS_AXI_STBR3XSLVDMSCR 0xFF803238
#define SYS_AXI_STBR4SLVDMSCR 0xFF803240
#define SYS_AXI_STBR4PSLVDMSCR 0xFF803244
#define SYS_AXI_STBR4XSLVDMSCR 0xFF803248
#define SYS_AXI_ADM_DMSCR 0xFF803260
#define SYS_AXI_ADS_DMSCR 0xFF803264
#define RT_AXI_CBMDMSCR 0xFF812000
#define RT_AXI_DBDMSCR 0xFF812004
#define RT_AXI_RDMDMSCR 0xFF812008
#define RT_AXI_RDSDMSCR 0xFF81200C
#define RT_AXI_STRDMSCR 0xFF812010
#define RT_AXI_SY2RTDMSCR 0xFF812014
#define RT_AXI_CBSSLVDMSCR 0xFF812100
#define RT_AXI_DBSSLVDMSCR 0xFF812104
#define RT_AXI_RTAP1SLVDMSCR 0xFF812108
#define RT_AXI_RTAP2SLVDMSCR 0xFF81210C
#define RT_AXI_RTAP3SLVDMSCR 0xFF812110
#define RT_AXI_RT2SYSLVDMSCR 0xFF812114
#define RT_AXI_A128TO64SLVDMSCR 0xFF812118
#define RT_AXI_A64TO128SLVDMSCR 0xFF81211C
#define RT_AXI_A64TO128CSLVDMSCR 0xFF812120
#define RT_AXI_UTLBRSLVDMSCR 0xFF812128
#define MP_AXI_ADSPDMSCR 0xFF822000
#define MP_AXI_ASDM0DMSCR 0xFF822004
#define MP_AXI_ASDM1DMSCR 0xFF822008
#define MP_AXI_ASDS0DMSCR 0xFF82200C
#define MP_AXI_ASDS1DMSCR 0xFF822010
#define MP_AXI_MLPDMSCR 0xFF822014
#define MP_AXI_MMUMPDMSCR 0xFF822018
#define MP_AXI_SPUDMSCR 0xFF82201C
#define MP_AXI_SPUCDMSCR 0xFF822020
#define MP_AXI_SY2MPDMSCR 0xFF822024
#define MP_AXI_ADSPSLVDMSCR 0xFF822100
#define MP_AXI_MLMSLVDMSCR 0xFF822104
#define MP_AXI_MPAP4SLVDMSCR 0xFF822108
#define MP_AXI_MPAP5SLVDMSCR 0xFF82210C
#define MP_AXI_MPAP6SLVDMSCR 0xFF822110
#define MP_AXI_MPAP7SLVDMSCR 0xFF822114
#define MP_AXI_MP2SYSLVDMSCR 0xFF822118
#define MP_AXI_MP2SY2SLVDMSCR 0xFF82211C
#define MP_AXI_MPXAPSLVDMSCR 0xFF822124
#define MP_AXI_SPUSLVDMSCR 0xFF822128
#define MP_AXI_UTLBMPSLVDMSCR 0xFF82212C
#define ADM_AXI_ASDM0DMSCR 0xFF842000
#define ADM_AXI_ASDM1DMSCR 0xFF842004
#define ADM_AXI_MPAP1SLVDMSCR 0xFF842104
#define ADM_AXI_MPAP2SLVDMSCR 0xFF842108
#define ADM_AXI_MPAP3SLVDMSCR 0xFF84210C
#define DM_AXI_DMAXICONF 0xFF850000
#define DM_AXI_DMAPBCONF 0xFF850004
#define DM_AXI_DMADMCONF 0xFF850020
#define DM_AXI_DMSDM0CONF 0xFF850024
#define DM_AXI_DMSDM1CONF 0xFF850028
#define DM_AXI_DMQSPAPSLVCONF 0xFF850030
#define DM_AXI_RAPD4SLVCONF 0xFF850034
#define DM_AXI_SAPD4SLVCONF 0xFF85003C
#define DM_AXI_SAPD5SLVCONF 0xFF850040
#define DM_AXI_SAPD6SLVCONF 0xFF850044
#define DM_AXI_SAPD65DSLVCONF 0xFF850048
#define DM_AXI_SDAP0SLVCONF 0xFF85004C
#define DM_AXI_MAPD2SLVCONF 0xFF850050
#define DM_AXI_MAPD3SLVCONF 0xFF850054
#define DM_AXI_DMXXDEFAULTSLAVESLVCONF 0xFF850058
#define DM_AXI_DMADMRQOSCONF 0xFF850100
#define DM_AXI_DMADMRQOSCTSET0 0xFF850104
#define DM_AXI_DMADMRQOSREQCTR 0xFF850114
#define DM_AXI_DMADMRQOSQON 0xFF850124
#define DM_AXI_DMADMRQOSIN 0xFF850128
#define DM_AXI_DMADMRQOSSTAT 0xFF85012C
#define DM_AXI_DMSDM0RQOSCONF 0xFF850140
#define DM_AXI_DMSDM0RQOSCTSET0 0xFF850144
#define DM_AXI_DMSDM0RQOSREQCTR 0xFF850154
#define DM_AXI_DMSDM0RQOSQON 0xFF850164
#define DM_AXI_DMSDM0RQOSIN 0xFF850168
#define DM_AXI_DMSDM0RQOSSTAT 0xFF85016C
#define DM_AXI_DMSDM1RQOSCONF 0xFF850180
#define DM_AXI_DMSDM1RQOSCTSET0 0xFF850184
#define DM_AXI_DMSDM1RQOSREQCTR 0xFF850194
#define DM_AXI_DMSDM1RQOSQON 0xFF8501A4
#define DM_AXI_DMSDM1RQOSIN 0xFF8501A8
#define DM_AXI_DMSDM1RQOSSTAT 0xFF8501AC
#define DM_AXI_DMRQOSCTSET1 0xFF850FC0
#define DM_AXI_DMRQOSCTSET2 0xFF850FC4
#define DM_AXI_DMRQOSCTSET3 0xFF850FC8
#define DM_AXI_DMRQOSTHRES0 0xFF850FCC
#define DM_AXI_DMRQOSTHRES1 0xFF850FD0
#define DM_AXI_DMRQOSTHRES2 0xFF850FD4
#define DM_AXI_DMADMWQOSCONF 0xFF851100
#define DM_AXI_DMADMWQOSCTSET0 0xFF851104
#define DM_AXI_DMADMWQOSREQCTR 0xFF851114
#define DM_AXI_DMADMWQOSQON 0xFF851124
#define DM_AXI_DMADMWQOSIN 0xFF851128
#define DM_AXI_DMADMWQOSSTAT 0xFF85112C
#define DM_AXI_DMSDM0WQOSCONF 0xFF851140
#define DM_AXI_DMSDM0WQOSCTSET0 0xFF851144
#define DM_AXI_DMSDM0WQOSREQCTR 0xFF851154
#define DM_AXI_DMSDM0WQOSQON 0xFF851164
#define DM_AXI_DMSDM0WQOSIN 0xFF851168
#define DM_AXI_DMSDM0WQOSSTAT 0xFF85116C
#define DM_AXI_DMSDM1WQOSCONF 0xFF851180
#define DM_AXI_DMSDM1WQOSCTSET0 0xFF851184
#define DM_AXI_DMSDM1WQOSREQCTR 0xFF851194
#define DM_AXI_DMSDM1WQOSQON 0xFF8511A4
#define DM_AXI_DMSDM1WQOSIN 0xFF8511A8
#define DM_AXI_DMSDM1WQOSSTAT 0xFF8511AC
#define DM_AXI_DMWQOSCTSET1 0xFF851FC0
#define DM_AXI_DMWQOSCTSET2 0xFF851FC4
#define DM_AXI_DMWQOSCTSET3 0xFF851FC8
#define DM_AXI_DMWQOSTHRES0 0xFF851FCC
#define DM_AXI_DMWQOSTHRES1 0xFF851FD0
#define DM_AXI_DMWQOSTHRES2 0xFF851FD4
#define DM_AXI_RDMDMSCR 0xFF852000
#define DM_AXI_SDM0DMSCR 0xFF852004
#define DM_AXI_SDM1DMSCR 0xFF852008
#if defined(CONFIG_R8A7792)
#define DM_AXI_DMQSPAPSLVDMSCR 0xFF852104
#define DM_AXI_RAPD4SLVDMSCR 0xFF852108
#define DM_AXI_SAPD4SLVDMSCR 0xFF852110
#define DM_AXI_SAPD5SLVDMSCR 0xFF852114
#define DM_AXI_SAPD6SLVDMSCR 0xFF852118
#define DM_AXI_SAPD65DSLVDMSCR 0xFF85211C
#define DM_AXI_SDAP0SLVDMSCR 0xFF852120
#define DM_AXI_MAPD2SLVDMSCR 0xFF852124
#define DM_AXI_MAPD3SLVDMSCR 0xFF852128
#define DM_AXI_DMXXDEFAULTSLAVESLVDMSCR 0xFF85212C
#define DM_AXI_DMXREGDMSENN 0xFF852200
#else
#define DM_AXI_MMAP0SLVDMSCR 0xFF852100
#define DM_AXI_MMAP1SLVDMSCR 0xFF852104
#define DM_AXI_QSPAPSLVDMSCR 0xFF852108
#define DM_AXI_RAP4SLVDMSCR 0xFF85210C
#define DM_AXI_RAP5SLVDMSCR 0xFF852110
#define DM_AXI_SAP4SLVDMSCR 0xFF852114
#define DM_AXI_SAP5SLVDMSCR 0xFF852118
#define DM_AXI_SAP6SLVDMSCR 0xFF85211C
#define DM_AXI_SAP65SLVDMSCR 0xFF852120
#define DM_AXI_SDAP0SLVDMSCR 0xFF852124
#define DM_AXI_SDAP1SLVDMSCR 0xFF852128
#define DM_AXI_SDAP2SLVDMSCR 0xFF85212C
#define DM_AXI_SDAP3SLVDMSCR 0xFF852130
#endif
#define SYS_AXI256_SYXDMSCR 0xFF862000
#define SYS_AXI256_MPXDMSCR 0xFF862004
#define SYS_AXI256_MXIDMSCR 0xFF862008
#define SYS_AXI256_X128TO256SLVDMSCR 0xFF862100
#define SYS_AXI256_X256TO128SLVDMSCR 0xFF862104
#define SYS_AXI256_SYXSLVDMSCR 0xFF862108
#define SYS_AXI256_CCXSLVDMSCR 0xFF86210C
#define SYS_AXI256_S3CSLVDMSCR 0xFF862110
#define MXT_SYXDMSCR 0xFF872000
#if defined(CONFIG_R8A7792)
#define MXT_IMRSLVDMSCR 0xFF872110
#define MXT_VINSLVDMSCR 0xFF872114
#define MXT_VSP1SLVDMSCR 0xFF87211C
#define MXT_VSPD0SLVDMSCR 0xFF872120
#define MXT_VSPD1SLVDMSCR 0xFF872124
#define MXT_MAP1SLVDMSCR 0xFF872128
#define MXT_MAP2SLVDMSCR 0xFF87212C
#define MXT_MAP2BSLVDMSCR 0xFF872134
#else /* R8A7792 */
#define MXT_CMM0SLVDMSCR 0xFF872100
#define MXT_CMM1SLVDMSCR 0xFF872104
#define MXT_CMM2SLVDMSCR 0xFF872108
#define MXT_FDPSLVDMSCR 0xFF87210C
#define MXT_IMRSLVDMSCR 0xFF872110
#define MXT_VINSLVDMSCR 0xFF872114
#define MXT_VPC0SLVDMSCR 0xFF872118
#define MXT_VPC1SLVDMSCR 0xFF87211C
#define MXT_VSP0SLVDMSCR 0xFF872120
#define MXT_VSP1SLVDMSCR 0xFF872124
#define MXT_VSPD0SLVDMSCR 0xFF872128
#define MXT_VSPD1SLVDMSCR 0xFF87212C
#define MXT_MAP1SLVDMSCR 0xFF872130
#define MXT_MAP2SLVDMSCR 0xFF872134
#endif /* R8A7792 */
/* DMS Register (MXI) */
#if defined(CONFIG_R8A7792)
#define MXI_JPURDMSCR 0xFE964200
#define MXI_JPUWDMSCR 0xFE966200
#define MXI_VCTU0RDMSCR 0xFE964600
#define MXI_VCTU0WDMSCR 0xFE966600
#define MXI_VDCTU0RDMSCR 0xFE964604
#define MXI_VDCTU0WDMSCR 0xFE966604
#define MXI_VDCTU1RDMSCR 0xFE964608
#define MXI_VDCTU1WDMSCR 0xFE966608
#define MXI_VIN0WDMSCR 0xFE967608
#define MXI_VIN1WDMSCR 0xFE966E08
#define MXI_RDRWDMSCR 0xFE96760C
#define MXI_IMS01RDMSCR 0xFE965600
#define MXI_IMS01WDMSCR 0xFE967600
#define MXI_IMS23RDMSCR 0xFE965604
#define MXI_IMS23WDMSCR 0xFE967604
#define MXI_IMS45RDMSCR 0xFE964E00
#define MXI_IMS45WDMSCR 0xFE966E00
#define MXI_IMRRDMSCR 0xFE964E04
#define MXI_IMRWDMSCR 0xFE966E04
#define MXI_ROTCE4RDMSCR 0xFE965200
#define MXI_ROTCE4WDMSCR 0xFE967200
#define MXI_ROTVLC4RDMSCR 0xFE965204
#define MXI_ROTVLC4WDMSCR 0xFE967204
#define MXI_VSPD0RDMSCR 0xFE964A00
#define MXI_VSPD0WDMSCR 0xFE966A00
#define MXI_VSPD1RDMSCR 0xFE964A04
#define MXI_VSPD1WDMSCR 0xFE966A04
#define MXI_DU0RDMSCR 0xFE964A08
#define MXI_DU0WDMSCR 0xFE966A08
#define MXI_VSP0RDMSCR 0xFE964A0C
#define MXI_VSP0WDMSCR 0xFE966A0C
#define MXI_ROTCE0RDMSCR 0xFE965A00
#define MXI_ROTCE0WDMSCR 0xFE967A00
#define MXI_ROTVLC0RDMSCR 0xFE965A04
#define MXI_ROTVLC0WDMSCR 0xFE967A04
#define MXI_ROTCE1RDMSCR 0xFE965A08
#define MXI_ROTCE1WDMSCR 0xFE967A08
#define MXI_ROTVLC1RDMSCR 0xFE965A0C
#define MXI_ROTVLC1WDMSCR 0xFE967A0C
#define MXI_ROTCE2RDMSCR 0xFE965E00
#define MXI_ROTCE2WDMSCR 0xFE967E00
#define MXI_ROTVLC2RDMSCR 0xFE965E04
#define MXI_ROTVLC2WDMSCR 0xFE967E04
#define MXI_ROTCE3RDMSCR 0xFE965E08
#define MXI_ROTCE3WDMSCR 0xFE967E08
#define MXI_ROTVLC3RDMSCR 0xFE965E0C
#define MXI_ROTVLC3WDMSCR 0xFE967E0C
#endif /* R8A7792 */
#define CCI_AXI_MMUS0DMSCR 0xFF882000
#define CCI_AXI_SYX2DMSCR 0xFF882004
#define CCI_AXI_MMURDMSCR 0xFF882008
#define CCI_AXI_MMUDSDMSCR 0xFF88200C
#define CCI_AXI_MMUMDMSCR 0xFF882010
#define CCI_AXI_MXIDMSCR 0xFF882014
#define CCI_AXI_MMUS1DMSCR 0xFF882018
#define CCI_AXI_MMUMPDMSCR 0xFF88201C
#define CCI_AXI_DVMDMSCR 0xFF882020
#define CCI_AXI_CCISLVDMSCR 0xFF882100
#define CCI_AXI_IPMMUIDVMCR 0xFF880400
#define CCI_AXI_IPMMURDVMCR 0xFF880404
#define CCI_AXI_IPMMUS0DVMCR 0xFF880408
#define CCI_AXI_IPMMUS1DVMCR 0xFF88040C
#define CCI_AXI_IPMMUMPDVMCR 0xFF880410
#define CCI_AXI_IPMMUDSDVMCR 0xFF880414
#define CCI_AXI_AX2ADDRMASK 0xFF88041C
#define PLL0CR 0xE61500D8
#define PLL0_STC_MASK 0x7F000000
#define PLL0_STC_BIT 24
#define PLLECR 0xE61500D0
#define PLL0ST 0x100
#ifndef __ASSEMBLY__
#include <asm/types.h>
/* RWDT */
struct rcar_rwdt {
u32 rwtcnt; /* 0x00 */
u32 rwtcsra; /* 0x04 */
u16 rwtcsrb; /* 0x08 */
};
/* SWDT */
struct rcar_swdt {
u32 swtcnt; /* 0x00 */
u32 swtcsra; /* 0x04 */
u16 swtcsrb; /* 0x08 */
};
/* LBSC */
struct rcar_lbsc {
u32 cs0ctrl;
u32 cs1ctrl;
u32 ecs0ctrl;
u32 ecs1ctrl;
u32 ecs2ctrl;
u32 ecs3ctrl;
u32 ecs4ctrl;
u32 ecs5ctrl;
u32 dummy0[4]; /* 0x20 .. 0x2C */
u32 cswcr0;
u32 cswcr1;
u32 ecswcr0;
u32 ecswcr1;
u32 ecswcr2;
u32 ecswcr3;
u32 ecswcr4;
u32 ecswcr5;
u32 exdmawcr0;
u32 exdmawcr1;
u32 exdmawcr2;
u32 dummy1[9]; /* 0x5C .. 0x7C */
u32 cspwcr0;
u32 cspwcr1;
u32 ecspwcr0;
u32 ecspwcr1;
u32 ecspwcr2;
u32 ecspwcr3;
u32 ecspwcr4;
u32 ecspwcr5;
u32 exwtsync;
u32 dummy2[3]; /* 0xA4 .. 0xAC */
u32 cs0bstctl;
u32 cs0btph;
u32 dummy3[2]; /* 0xB8 .. 0xBC */
u32 cs1gdst;
u32 ecs0gdst;
u32 ecs1gdst;
u32 ecs2gdst;
u32 ecs3gdst;
u32 ecs4gdst;
u32 ecs5gdst;
u32 dummy4[5]; /* 0xDC .. 0xEC */
u32 exdmaset0;
u32 exdmaset1;
u32 exdmaset2;
u32 dummy5[5]; /* 0xFC .. 0x10C */
u32 exdmcr0;
u32 exdmcr1;
u32 exdmcr2;
u32 dummy6[5]; /* 0x11C .. 0x12C */
u32 bcintsr;
u32 bcintcr;
u32 bcintmr;
u32 dummy7; /* 0x13C */
u32 exbatlv;
u32 exwtsts;
u32 dummy8[14]; /* 0x148 .. 0x17C */
u32 atacsctrl;
u32 dummy9[15]; /* 0x184 .. 0x1BC */
u32 exbct;
u32 extct;
};
/* DBSC3 */
struct rcar_dbsc3 {
u32 dummy0[3]; /* 0x00 .. 0x08 */
u32 dbstate1;
u32 dbacen;
u32 dbrfen;
u32 dbcmd;
u32 dbwait;
u32 dbkind;
u32 dbconf0;
u32 dummy1[2]; /* 0x28 .. 0x2C */
u32 dbphytype;
u32 dummy2[3]; /* 0x34 .. 0x3C */
u32 dbtr0;
u32 dbtr1;
u32 dbtr2;
u32 dummy3; /* 0x4C */
u32 dbtr3;
u32 dbtr4;
u32 dbtr5;
u32 dbtr6;
u32 dbtr7;
u32 dbtr8;
u32 dbtr9;
u32 dbtr10;
u32 dbtr11;
u32 dbtr12;
u32 dbtr13;
u32 dbtr14;
u32 dbtr15;
u32 dbtr16;
u32 dbtr17;
u32 dbtr18;
u32 dbtr19;
u32 dummy4[7]; /* 0x94 .. 0xAC */
u32 dbbl;
u32 dummy5[3]; /* 0xB4 .. 0xBC */
u32 dbadj0;
u32 dummy6; /* 0xC4 */
u32 dbadj2;
u32 dummy7[5]; /* 0xCC .. 0xDC */
u32 dbrfcnf0;
u32 dbrfcnf1;
u32 dbrfcnf2;
u32 dummy8[2]; /* 0xEC .. 0xF0 */
u32 dbcalcnf;
u32 dbcaltr;
u32 dummy9; /* 0xFC */
u32 dbrnk0;
u32 dummy10[31]; /* 0x104 .. 0x17C */
u32 dbpdncnf;
u32 dummy11[47]; /* 0x184 ..0x23C */
u32 dbdfistat;
u32 dbdficnt;
u32 dummy12[14]; /* 0x248 .. 0x27C */
u32 dbpdlck;
u32 dummy13[3]; /* 0x284 .. 0x28C */
u32 dbpdrga;
u32 dummy14[3]; /* 0x294 .. 0x29C */
u32 dbpdrgd;
u32 dummy15[24]; /* 0x2A4 .. 0x300 */
u32 dbbs0cnt1;
u32 dummy16[30]; /* 0x308 .. 0x37C */
u32 dbwt0cnf0;
u32 dbwt0cnf1;
u32 dbwt0cnf2;
u32 dbwt0cnf3;
u32 dbwt0cnf4;
u32 dummy17[27]; /* 0x394 .. 0x3FC */
u32 dbeccmode;
u32 dummy18[3]; /* 0x404 .. 0x40C */
u32 dbeccarea0;
u32 dbeccarea1;
u32 dbeccarea2;
u32 dbeccarea3;
u32 dummy19[4]; /* 0x420 .. 0x42C */
u32 dbeccintenable;
u32 dbeccintdetect;
u32 dummy20[22]; /* 0x438 .. 0x48C */
u32 dbeccmodulcnt;
u32 dummy21[27]; /* 0x494 .. 0x4FC */
u32 dbschecnt0;
u32 dummy22[63]; /* 0x504 .. 0x5FC */
u32 dbreradr0;
u32 dbreblane0;
u32 dbrerid0;
u32 dbrerinfo0;
u32 dbureradr0;
u32 dbureblane0;
u32 dburerid0;
u32 dburerinfo0;
u32 dbreradr1;
u32 dbreblane1;
u32 dbrerid1;
u32 dbrerinfo1;
u32 dbureradr1;
u32 dbureblane1;
u32 dburerid1;
u32 dburerinfo1;
u32 dbreradr2;
u32 dbreblane2;
u32 dbrerid2;
u32 dbrerinfo2;
u32 dbureradr2;
u32 dbureblane2;
u32 dburerid2;
u32 dburerinfo2;
u32 dbreradr3;
u32 dbreblane3;
u32 dbrerid3;
u32 dbrerinfo3;
u32 dbureradr3;
u32 dbureblane3;
u32 dburerid3;
u32 dburerinfo3;
u32 dummy23[160]; /* 0x680 .. 0x8FC */
u32 dbpccr;
u32 dbpeier;
u32 dbpeisr;
u32 dummy24;
u32 dbwdpesr0;
u32 dbwspesr0;
u32 dbpwear0;
u32 dbpweid0;
u32 dbpweinfo0;
u32 dummy25[3]; /* 0x924 .. 0x92C */
u32 dbwdpesr1;
u32 dbwspesr1;
u32 dbpwear1;
u32 dbpweid1;
u32 dbpweinfo1;
u32 dummy26[3]; /* 0x944 .. 0x94C */
u32 dbwdpesr2;
u32 dbwspesr2;
u32 dbpwear2;
u32 dbpweid2;
u32 dbpweinfo2;
u32 dummy27[3]; /* 0x964 .. 0x96C */
u32 dbwdpesr3;
u32 dbwspesr3;
u32 dbpwear3;
u32 dbpweid3;
u32 dbpweinfo3;
};
/* GPIO */
struct rcar_gpio {
u32 iointsel;
u32 inoutsel;
u32 outdt;
u32 indt;
u32 intdt;
u32 intclr;
u32 intmsk;
u32 posneg;
u32 edglevel;
u32 filonoff;
u32 intmsks;
u32 mskclrs;
u32 outdtsel;
u32 outdth;
u32 outdtl;
u32 bothedge;
};
/* S3C(QoS) */
struct rcar_s3c {
u32 s3cexcladdmsk;
u32 s3cexclidmsk;
u32 s3cadsplcr;
u32 s3cmaar;
u32 s3carcr11;
u32 s3crorr;
u32 s3cworr;
u32 s3carcr22;
u32 dummy1[2]; /* 0x20 .. 0x24 */
u32 s3cmctr;
u32 dummy2; /* 0x2C */
u32 cconf0;
u32 cconf1;
u32 cconf2;
u32 cconf3;
};
struct rcar_s3c_qos {
u32 s3cqos0;
u32 s3cqos1;
u32 s3cqos2;
u32 s3cqos3;
u32 s3cqos4;
u32 s3cqos5;
u32 s3cqos6;
u32 s3cqos7;
u32 s3cqos8;
};
/* DBSC(QoS) */
struct rcar_dbsc3_qos {
u32 dblgcnt;
u32 dbtmval0;
u32 dbtmval1;
u32 dbtmval2;
u32 dbtmval3;
u32 dbrqctr;
u32 dbthres0;
u32 dbthres1;
u32 dbthres2;
u32 dummy0; /* 0x24 */
u32 dblgqon;
};
/* MXI(QoS) */
struct rcar_mxi {
u32 mxsaar0;
u32 mxsaar1;
u32 dummy0[7]; /* 0x08 .. 0x20 */
u32 mxaxiracr; /* R8a7790 only */
u32 mxs3cracr;
u32 dummy1[2]; /* 0x2C .. 0x30 */
u32 mxaxiwacr; /* R8a7790 only */
u32 mxs3cwacr;
u32 dummy2; /* 0x3C */
u32 mxrtcr;
u32 mxwtcr;
u32 mxaxirtcr; /* R8a7792 only */
u32 mxaxiwtcr;
u32 mxs3crtcr;
u32 mxs3cwtcr;
};
struct rcar_mxi_qos {
u32 vspdu0;
u32 vspdu1;
u32 du0;
u32 du1;
};
/* AXI(QoS) */
struct rcar_axi_qos {
u32 qosconf;
u32 qosctset0;
u32 qosctset1;
u32 qosctset2;
u32 qosctset3;
u32 qosreqctr;
u32 qosthres0;
u32 qosthres1;
u32 qosthres2;
u32 qosqon;
u32 qosin;
};
#endif
#endif /* __ASM_ARCH_RCAR_BASE_H */
Reference in a new issue View git blame Copy permalink