mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-16 01:38:22 +00:00
1a4596601f
Signed-off-by: Wolfgang Denk <wd@denx.de> [trini: Fixup common/cmd_io.c] Signed-off-by: Tom Rini <trini@ti.com>
344 lines
7.5 KiB
C
344 lines
7.5 KiB
C
/*
|
|
* Copyright 2010-2011 Freescale Semiconductor, Inc.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/processor.h>
|
|
#include <asm/mmu.h>
|
|
#include <asm/cache.h>
|
|
#include <asm/immap_85xx.h>
|
|
#include <asm/io.h>
|
|
#include <miiphy.h>
|
|
#include <libfdt.h>
|
|
#include <fdt_support.h>
|
|
#include <fsl_mdio.h>
|
|
#include <tsec.h>
|
|
#include <mmc.h>
|
|
#include <netdev.h>
|
|
#include <pci.h>
|
|
#include <asm/fsl_serdes.h>
|
|
#include <asm/fsl_ifc.h>
|
|
#include <asm/fsl_pci.h>
|
|
|
|
#ifndef CONFIG_SDCARD
|
|
#include <hwconfig.h>
|
|
#endif
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
#define GPIO4_PCIE_RESET_SET 0x08000000
|
|
#define MUX_CPLD_CAN_UART 0x00
|
|
#define MUX_CPLD_TDM 0x01
|
|
#define MUX_CPLD_SPICS0_FLASH 0x00
|
|
#define MUX_CPLD_SPICS0_SLIC 0x02
|
|
|
|
#ifndef CONFIG_SDCARD
|
|
struct cpld_data {
|
|
u8 cpld_ver; /* cpld revision */
|
|
u8 pcba_ver; /* pcb revision number */
|
|
u8 twindie_ddr3;
|
|
u8 res1[6];
|
|
u8 bank_sel; /* NOR Flash bank */
|
|
u8 res2[5];
|
|
u8 usb2_sel;
|
|
u8 res3[1];
|
|
u8 porsw_sel;
|
|
u8 tdm_can_sel;
|
|
u8 spi_cs0_sel; /* SPI CS0 SLIC/SPI Flash */
|
|
u8 por0; /* POR Options */
|
|
u8 por1; /* POR Options */
|
|
u8 por2; /* POR Options */
|
|
u8 por3; /* POR Options */
|
|
};
|
|
|
|
void cpld_show(void)
|
|
{
|
|
struct cpld_data *cpld_data = (void *)(CONFIG_SYS_CPLD_BASE);
|
|
|
|
printf("CPLD: V%x.%x PCBA: V%x.0\n",
|
|
in_8(&cpld_data->cpld_ver) & 0xF0,
|
|
in_8(&cpld_data->cpld_ver) & 0x0F,
|
|
in_8(&cpld_data->pcba_ver) & 0x0F);
|
|
|
|
#ifdef CONFIG_DEBUG
|
|
printf("twindie_ddr =%x\n",
|
|
in_8(&cpld_data->twindie_ddr3));
|
|
printf("bank_sel =%x\n",
|
|
in_8(&cpld_data->bank_sel));
|
|
printf("usb2_sel =%x\n",
|
|
in_8(&cpld_data->usb2_sel));
|
|
printf("porsw_sel =%x\n",
|
|
in_8(&cpld_data->porsw_sel));
|
|
printf("tdm_can_sel =%x\n",
|
|
in_8(&cpld_data->tdm_can_sel));
|
|
printf("tdm_can_sel =%x\n",
|
|
in_8(&cpld_data->tdm_can_sel));
|
|
printf("spi_cs0_sel =%x\n",
|
|
in_8(&cpld_data->spi_cs0_sel));
|
|
printf("bcsr0 =%x\n",
|
|
in_8(&cpld_data->bcsr0));
|
|
printf("bcsr1 =%x\n",
|
|
in_8(&cpld_data->bcsr1));
|
|
printf("bcsr2 =%x\n",
|
|
in_8(&cpld_data->bcsr2));
|
|
printf("bcsr3 =%x\n",
|
|
in_8(&cpld_data->bcsr3));
|
|
#endif
|
|
}
|
|
#endif
|
|
|
|
int board_early_init_f(void)
|
|
{
|
|
ccsr_gpio_t *pgpio = (void *)(CONFIG_SYS_MPC85xx_GPIO_ADDR);
|
|
#ifndef CONFIG_SDCARD
|
|
struct fsl_ifc *ifc = (void *)CONFIG_SYS_IFC_ADDR;
|
|
|
|
/* Clock configuration to access CPLD using IFC(GPCM) */
|
|
setbits_be32(&ifc->ifc_gcr, 1 << IFC_GCR_TBCTL_TRN_TIME_SHIFT);
|
|
#endif
|
|
/*
|
|
* Reset PCIe slots via GPIO4
|
|
*/
|
|
setbits_be32(&pgpio->gpdir, GPIO4_PCIE_RESET_SET);
|
|
setbits_be32(&pgpio->gpdat, GPIO4_PCIE_RESET_SET);
|
|
|
|
return 0;
|
|
}
|
|
|
|
int board_early_init_r(void)
|
|
{
|
|
#ifndef CONFIG_SDCARD
|
|
const unsigned int flashbase = CONFIG_SYS_FLASH_BASE;
|
|
const u8 flash_esel = find_tlb_idx((void *)flashbase, 1);
|
|
|
|
/*
|
|
* Remap Boot flash region to caching-inhibited
|
|
* so that flash can be erased properly.
|
|
*/
|
|
|
|
/* Flush d-cache and invalidate i-cache of any FLASH data */
|
|
flush_dcache();
|
|
invalidate_icache();
|
|
|
|
/* invalidate existing TLB entry for flash */
|
|
disable_tlb(flash_esel);
|
|
|
|
set_tlb(1, flashbase, CONFIG_SYS_FLASH_BASE_PHYS,
|
|
MAS3_SX|MAS3_SW|MAS3_SR, MAS2_I|MAS2_G,
|
|
0, flash_esel, BOOKE_PAGESZ_16M, 1);
|
|
|
|
set_tlb(1, flashbase + 0x1000000,
|
|
CONFIG_SYS_FLASH_BASE_PHYS + 0x1000000,
|
|
MAS3_SX|MAS3_SW|MAS3_SR, MAS2_I|MAS2_G,
|
|
0, flash_esel+1, BOOKE_PAGESZ_16M, 1);
|
|
#endif
|
|
return 0;
|
|
}
|
|
|
|
#ifdef CONFIG_PCI
|
|
void pci_init_board(void)
|
|
{
|
|
fsl_pcie_init_board(0);
|
|
}
|
|
#endif /* ifdef CONFIG_PCI */
|
|
|
|
int checkboard(void)
|
|
{
|
|
struct cpu_type *cpu;
|
|
|
|
cpu = gd->arch.cpu;
|
|
printf("Board: %sRDB\n", cpu->name);
|
|
|
|
return 0;
|
|
}
|
|
|
|
#ifdef CONFIG_TSEC_ENET
|
|
int board_eth_init(bd_t *bis)
|
|
{
|
|
struct fsl_pq_mdio_info mdio_info;
|
|
struct tsec_info_struct tsec_info[4];
|
|
struct cpu_type *cpu;
|
|
int num = 0;
|
|
|
|
cpu = gd->arch.cpu;
|
|
|
|
#ifdef CONFIG_TSEC1
|
|
SET_STD_TSEC_INFO(tsec_info[num], 1);
|
|
num++;
|
|
#endif
|
|
#ifdef CONFIG_TSEC2
|
|
SET_STD_TSEC_INFO(tsec_info[num], 2);
|
|
num++;
|
|
#endif
|
|
#ifdef CONFIG_TSEC3
|
|
/* P1014 and it's derivatives do not support eTSEC3 */
|
|
if (cpu->soc_ver != SVR_P1014) {
|
|
SET_STD_TSEC_INFO(tsec_info[num], 3);
|
|
num++;
|
|
}
|
|
#endif
|
|
if (!num) {
|
|
printf("No TSECs initialized\n");
|
|
return 0;
|
|
}
|
|
|
|
mdio_info.regs = (struct tsec_mii_mng *)CONFIG_SYS_MDIO_BASE_ADDR;
|
|
mdio_info.name = DEFAULT_MII_NAME;
|
|
|
|
fsl_pq_mdio_init(bis, &mdio_info);
|
|
|
|
tsec_eth_init(bis, tsec_info, num);
|
|
|
|
return pci_eth_init(bis);
|
|
}
|
|
#endif
|
|
|
|
#if defined(CONFIG_OF_BOARD_SETUP)
|
|
void fdt_del_flexcan(void *blob)
|
|
{
|
|
int nodeoff = 0;
|
|
|
|
while ((nodeoff = fdt_node_offset_by_compatible(blob, 0,
|
|
"fsl,p1010-flexcan")) >= 0) {
|
|
fdt_del_node(blob, nodeoff);
|
|
}
|
|
}
|
|
|
|
void fdt_del_spi_flash(void *blob)
|
|
{
|
|
int nodeoff = 0;
|
|
|
|
while ((nodeoff = fdt_node_offset_by_compatible(blob, 0,
|
|
"spansion,s25sl12801")) >= 0) {
|
|
fdt_del_node(blob, nodeoff);
|
|
}
|
|
}
|
|
|
|
void fdt_del_spi_slic(void *blob)
|
|
{
|
|
int nodeoff = 0;
|
|
|
|
while ((nodeoff = fdt_node_offset_by_compatible(blob, 0,
|
|
"zarlink,le88266")) >= 0) {
|
|
fdt_del_node(blob, nodeoff);
|
|
}
|
|
}
|
|
|
|
void fdt_del_tdm(void *blob)
|
|
{
|
|
int nodeoff = 0;
|
|
|
|
while ((nodeoff = fdt_node_offset_by_compatible(blob, 0,
|
|
"fsl,starlite-tdm")) >= 0) {
|
|
fdt_del_node(blob, nodeoff);
|
|
}
|
|
}
|
|
|
|
void fdt_del_sdhc(void *blob)
|
|
{
|
|
int nodeoff = 0;
|
|
|
|
while ((nodeoff = fdt_node_offset_by_compatible(blob, 0,
|
|
"fsl,esdhc")) >= 0) {
|
|
fdt_del_node(blob, nodeoff);
|
|
}
|
|
}
|
|
|
|
void fdt_disable_uart1(void *blob)
|
|
{
|
|
int nodeoff;
|
|
|
|
nodeoff = fdt_node_offset_by_compat_reg(blob, "fsl,ns16550",
|
|
CONFIG_SYS_NS16550_COM2);
|
|
|
|
if (nodeoff > 0) {
|
|
fdt_status_disabled(blob, nodeoff);
|
|
} else {
|
|
printf("WARNING unable to set status for fsl,ns16550 "
|
|
"uart1: %s\n", fdt_strerror(nodeoff));
|
|
}
|
|
}
|
|
|
|
void ft_board_setup(void *blob, bd_t *bd)
|
|
{
|
|
phys_addr_t base;
|
|
phys_size_t size;
|
|
struct cpu_type *cpu;
|
|
|
|
cpu = gd->arch.cpu;
|
|
|
|
ft_cpu_setup(blob, bd);
|
|
|
|
base = getenv_bootm_low();
|
|
size = getenv_bootm_size();
|
|
|
|
#if defined(CONFIG_PCI)
|
|
FT_FSL_PCI_SETUP;
|
|
#endif
|
|
|
|
fdt_fixup_memory(blob, (u64)base, (u64)size);
|
|
|
|
#if defined(CONFIG_HAS_FSL_DR_USB)
|
|
fdt_fixup_dr_usb(blob, bd);
|
|
#endif
|
|
|
|
/* P1014 and it's derivatives don't support CAN and eTSEC3 */
|
|
if (cpu->soc_ver == SVR_P1014) {
|
|
fdt_del_flexcan(blob);
|
|
fdt_del_node_and_alias(blob, "ethernet2");
|
|
}
|
|
#ifndef CONFIG_SDCARD
|
|
/* disable sdhc due to sdhc bug */
|
|
fdt_del_sdhc(blob);
|
|
if (hwconfig_subarg_cmp("fsl_p1010mux", "tdm_can", "can")) {
|
|
fdt_del_tdm(blob);
|
|
fdt_del_spi_slic(blob);
|
|
} else if (hwconfig_subarg_cmp("fsl_p1010mux", "tdm_can", "tdm")) {
|
|
fdt_del_flexcan(blob);
|
|
fdt_del_spi_flash(blob);
|
|
fdt_disable_uart1(blob);
|
|
} else {
|
|
/*
|
|
* If we don't set fsl_p1010mux:tdm_can to "can" or "tdm"
|
|
* explicitly, defaultly spi_cs_sel to spi-flash instead of
|
|
* to tdm/slic.
|
|
*/
|
|
fdt_del_tdm(blob);
|
|
fdt_del_flexcan(blob);
|
|
fdt_disable_uart1(blob);
|
|
}
|
|
#endif
|
|
}
|
|
#endif
|
|
|
|
#ifndef CONFIG_SDCARD
|
|
int misc_init_r(void)
|
|
{
|
|
struct cpld_data *cpld_data = (void *)(CONFIG_SYS_CPLD_BASE);
|
|
ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR);
|
|
|
|
if (hwconfig_subarg_cmp("fsl_p1010mux", "tdm_can", "can")) {
|
|
clrbits_be32(&gur->pmuxcr, MPC85xx_PMUXCR_CAN1_TDM |
|
|
MPC85xx_PMUXCR_CAN1_UART |
|
|
MPC85xx_PMUXCR_CAN2_TDM |
|
|
MPC85xx_PMUXCR_CAN2_UART);
|
|
out_8(&cpld_data->tdm_can_sel, MUX_CPLD_CAN_UART);
|
|
} else if (hwconfig_subarg_cmp("fsl_p1010mux", "tdm_can", "tdm")) {
|
|
clrbits_be32(&gur->pmuxcr, MPC85xx_PMUXCR_CAN2_UART |
|
|
MPC85xx_PMUXCR_CAN1_UART);
|
|
setbits_be32(&gur->pmuxcr, MPC85xx_PMUXCR_CAN2_TDM |
|
|
MPC85xx_PMUXCR_CAN1_TDM);
|
|
clrbits_be32(&gur->pmuxcr2, MPC85xx_PMUXCR2_UART_GPIO);
|
|
setbits_be32(&gur->pmuxcr2, MPC85xx_PMUXCR2_UART_TDM);
|
|
out_8(&cpld_data->tdm_can_sel, MUX_CPLD_TDM);
|
|
out_8(&cpld_data->spi_cs0_sel, MUX_CPLD_SPICS0_SLIC);
|
|
} else {
|
|
/* defaultly spi_cs_sel to flash */
|
|
out_8(&cpld_data->spi_cs0_sel, MUX_CPLD_SPICS0_FLASH);
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
#endif
|