mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-15 01:17:39 +00:00
cd93d625fd
Move this uncommon header out of the common header. Signed-off-by: Simon Glass <sjg@chromium.org>
49 lines
1.2 KiB
C
49 lines
1.2 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* (C) Copyright 2016 Hans de Goede <hdegoede@redhat.com>
|
|
*/
|
|
|
|
#ifndef _SUNXI_PWM_H
|
|
#define _SUNXI_PWM_H
|
|
|
|
#ifndef __ASSEMBLY__
|
|
#include <linux/bitops.h>
|
|
#endif
|
|
|
|
#define SUNXI_PWM_CTRL_REG (SUNXI_PWM_BASE + 0)
|
|
#define SUNXI_PWM_CH0_PERIOD (SUNXI_PWM_BASE + 4)
|
|
|
|
#define SUNXI_PWM_CTRL_PRESCALE0(x) ((x) & 0xf)
|
|
#define SUNXI_PWM_CTRL_PRESCALE0_MASK 0xf
|
|
#define SUNXI_PWM_CTRL_ENABLE0 (0x5 << 4)
|
|
#define SUNXI_PWM_CTRL_POLARITY0(x) ((x) << 5)
|
|
#define SUNXI_PWM_CTRL_CH0_ACT_STA BIT(5)
|
|
#define SUNXI_PWM_CTRL_CLK_GATE BIT(6)
|
|
|
|
#define SUNXI_PWM_CH0_PERIOD_MAX (0xffff)
|
|
#define SUNXI_PWM_CH0_PERIOD_PRD(x) ((x & 0xffff) << 16)
|
|
#define SUNXI_PWM_CH0_PERIOD_DUTY(x) ((x) & 0xffff)
|
|
|
|
#define SUNXI_PWM_PERIOD_80PCT 0x04af03c0
|
|
|
|
#if defined CONFIG_MACH_SUN4I || defined CONFIG_MACH_SUN5I
|
|
#define SUNXI_PWM_PIN0 SUNXI_GPB(2)
|
|
#define SUNXI_PWM_MUX SUN4I_GPB_PWM
|
|
#endif
|
|
|
|
#if defined CONFIG_MACH_SUN6I
|
|
#define SUNXI_PWM_PIN0 SUNXI_GPH(13)
|
|
#define SUNXI_PWM_MUX SUN6I_GPH_PWM
|
|
#endif
|
|
|
|
#if defined CONFIG_MACH_SUN8I_A23 || defined CONFIG_MACH_SUN8I_A33
|
|
#define SUNXI_PWM_PIN0 SUNXI_GPH(0)
|
|
#define SUNXI_PWM_MUX SUN8I_GPH_PWM
|
|
#endif
|
|
|
|
struct sunxi_pwm {
|
|
u32 ctrl;
|
|
u32 ch0_period;
|
|
};
|
|
|
|
#endif
|