mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-16 08:13:17 +00:00
ce46f51990
Support added for HS-SE, HS-FS and GP boot binaries for AM62.
HS-SE:
* tiboot3-am62x-hs-evm.bin
* tispl.bin
* u-boot.img
HS-FS:
* tiboot3-am62x-hs-fs-evm.bin
* tispl.bin
* u-boot.img
GP:
* tiboot3.bin --> tiboot3-am62x-gp-evm.bin
* tispl.bin_unsigned
* u-boot.img_unsigned
It is to be noted that the bootflow followed by AM62 requires:
tiboot3.bin:
* R5 SPL
* R5 SPL dtbs
* TIFS
* board-cfg
* pm-cfg
* sec-cfg
* rm-cfg
tispl.bin:
* DM
* ATF
* OP-TEE
* A72 SPL
* A72 SPL dtbs
u-boot.img:
* A72 U-Boot
* A72 U-Boot dtbs
Reviewed-by: Simon Glass <sjg@chromium.org>
[afd@ti.com: changed output binary names appropriately]
Signed-off-by: Andrew Davis <afd@ti.com>
Signed-off-by: Neha Malcom Francis <n-francis@ti.com>
164 lines
3.8 KiB
Text
164 lines
3.8 KiB
Text
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* AM625 SK dts file for R5 SPL
|
|
* Copyright (C) 2021-2022 Texas Instruments Incorporated - https://www.ti.com/
|
|
*/
|
|
|
|
#include "k3-am625-sk.dts"
|
|
#include "k3-am62x-sk-ddr4-1600MTs.dtsi"
|
|
#include "k3-am62-ddr.dtsi"
|
|
|
|
#include "k3-am625-sk-u-boot.dtsi"
|
|
#include "k3-am625-sk-binman.dtsi"
|
|
|
|
/ {
|
|
aliases {
|
|
remoteproc0 = &sysctrler;
|
|
remoteproc1 = &a53_0;
|
|
serial0 = &wkup_uart0;
|
|
serial3 = &main_uart1;
|
|
};
|
|
|
|
chosen {
|
|
stdout-path = "serial2:115200n8";
|
|
tick-timer = &timer1;
|
|
};
|
|
|
|
memory@80000000 {
|
|
device_type = "memory";
|
|
/* 2G RAM */
|
|
reg = <0x00000000 0x80000000 0x00000000 0x80000000>;
|
|
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
reserved-memory {
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
ranges;
|
|
|
|
secure_ddr: optee@9e800000 {
|
|
reg = <0x00 0x9e800000 0x00 0x01800000>; /* for OP-TEE */
|
|
alignment = <0x1000>;
|
|
no-map;
|
|
};
|
|
};
|
|
|
|
a53_0: a53@0 {
|
|
compatible = "ti,am654-rproc";
|
|
reg = <0x00 0x00a90000 0x00 0x10>;
|
|
power-domains = <&k3_pds 61 TI_SCI_PD_EXCLUSIVE>,
|
|
<&k3_pds 135 TI_SCI_PD_EXCLUSIVE>,
|
|
<&k3_pds 166 TI_SCI_PD_EXCLUSIVE>;
|
|
resets = <&k3_reset 135 0>;
|
|
clocks = <&k3_clks 61 0>;
|
|
assigned-clocks = <&k3_clks 61 0>, <&k3_clks 135 0>;
|
|
assigned-clock-parents = <&k3_clks 61 2>;
|
|
assigned-clock-rates = <200000000>, <1200000000>;
|
|
ti,sci = <&dmsc>;
|
|
ti,sci-proc-id = <32>;
|
|
ti,sci-host-id = <10>;
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
dm_tifs: dm-tifs {
|
|
compatible = "ti,j721e-dm-sci";
|
|
ti,host-id = <36>;
|
|
ti,secure-host;
|
|
mbox-names = "rx", "tx";
|
|
mboxes= <&secure_proxy_main 22>,
|
|
<&secure_proxy_main 23>;
|
|
bootph-pre-ram;
|
|
};
|
|
};
|
|
|
|
&dmsc {
|
|
mboxes= <&secure_proxy_main 0>,
|
|
<&secure_proxy_main 1>,
|
|
<&secure_proxy_main 0>;
|
|
mbox-names = "rx", "tx", "notify";
|
|
ti,host-id = <35>;
|
|
ti,secure-host;
|
|
};
|
|
|
|
&cbass_mcu {
|
|
mcu_esm: esm@4100000 {
|
|
compatible = "ti,j721e-esm";
|
|
reg = <0x0 0x4100000 0x0 0x1000>;
|
|
ti,esm-pins = <0>, <1>, <2>, <85>;
|
|
bootph-pre-ram;
|
|
};
|
|
};
|
|
|
|
&cbass_main {
|
|
sa3_secproxy: secproxy@44880000 {
|
|
bootph-pre-ram;
|
|
compatible = "ti,am654-secure-proxy";
|
|
#mbox-cells = <1>;
|
|
reg-names = "rt", "scfg", "target_data";
|
|
reg = <0x00 0x44880000 0x00 0x20000>,
|
|
<0x0 0x44860000 0x0 0x20000>,
|
|
<0x0 0x43600000 0x0 0x10000>;
|
|
};
|
|
|
|
sysctrler: sysctrler {
|
|
compatible = "ti,am654-system-controller";
|
|
mboxes= <&secure_proxy_main 1>, <&secure_proxy_main 0>, <&sa3_secproxy 0>;
|
|
mbox-names = "tx", "rx", "boot_notify";
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
main_esm: esm@420000 {
|
|
compatible = "ti,j721e-esm";
|
|
reg = <0x0 0x420000 0x0 0x1000>;
|
|
ti,esm-pins = <160>, <161>, <162>, <163>, <177>, <178>;
|
|
bootph-pre-ram;
|
|
};
|
|
};
|
|
|
|
&mcu_pmx0 {
|
|
bootph-pre-ram;
|
|
wkup_uart0_pins_default: wkup-uart0-pins-default {
|
|
pinctrl-single,pins = <
|
|
AM62X_MCU_IOPAD(0x02c, PIN_INPUT, 0) /* (C6) WKUP_UART0_CTSn */
|
|
AM62X_MCU_IOPAD(0x030, PIN_OUTPUT, 0) /* (A4) WKUP_UART0_RTSn */
|
|
AM62X_MCU_IOPAD(0x024, PIN_INPUT, 0) /* (B4) WKUP_UART0_RXD */
|
|
AM62X_MCU_IOPAD(0x028, PIN_OUTPUT, 0) /* (C5) WKUP_UART0_TXD */
|
|
>;
|
|
bootph-pre-ram;
|
|
};
|
|
};
|
|
|
|
&main_pmx0 {
|
|
bootph-pre-ram;
|
|
main_uart1_pins_default: main-uart1-pins-default {
|
|
pinctrl-single,pins = <
|
|
AM62X_IOPAD(0x194, PIN_INPUT, 2) /* (B19) MCASP0_AXR3.UART1_CTSn */
|
|
AM62X_IOPAD(0x198, PIN_OUTPUT, 2) /* (A19) MCASP0_AXR2.UART1_RTSn */
|
|
AM62X_IOPAD(0x1ac, PIN_INPUT, 2) /* (E19) MCASP0_AFSR.UART1_RXD */
|
|
AM62X_IOPAD(0x1b0, PIN_OUTPUT, 2) /* (A20) MCASP0_ACLKR.UART1_TXD */
|
|
>;
|
|
bootph-pre-ram;
|
|
};
|
|
};
|
|
|
|
/* WKUP UART0 is used for DM firmware logs */
|
|
&wkup_uart0 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&wkup_uart0_pins_default>;
|
|
status = "okay";
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
/* Main UART1 is used for TIFS firmware logs */
|
|
&main_uart1 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&main_uart1_pins_default>;
|
|
status = "okay";
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&ospi0 {
|
|
reg = <0x00 0x0fc40000 0x00 0x100>,
|
|
<0x00 0x60000000 0x00 0x08000000>;
|
|
};
|