mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-11 13:56:30 +00:00
ea1af9f26b
On sun9i, the GTBUS manages transaction priority and bandwidth for multiple read ports when accessing DRAM. The initialisation mirrors the settings from Allwinner's boot0 for now, even though this may not be optimal for all applications (e.g. headless systems might want to give priority to IO modules). Adding a common callout to gtbus_init() from the SPL clock init with a weakly defined implementation in sunxi/clock.c to fallback to for platforms that don't require this. [wens@csie.org: Moved gtbus_sun9i.c to arch/arm/mach-sunxi/; style cleanup] Signed-off-by: Chen-Yu Tsai <wens@csie.org> Acked-by: Hans de Goede <hdegoede@redhat.com> Signed-off-by: Hans de Goede <hdegoede@redhat.com>
71 lines
1.5 KiB
C
71 lines
1.5 KiB
C
/*
|
|
* (C) Copyright 2007-2012
|
|
* Allwinner Technology Co., Ltd. <www.allwinnertech.com>
|
|
* Tom Cubie <tangliang@allwinnertech.com>
|
|
*
|
|
* (C) Copyright 2013 Luke Kenneth Casson Leighton <lkcl@lkcl.net>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/io.h>
|
|
#include <asm/arch/clock.h>
|
|
#include <asm/arch/gpio.h>
|
|
#include <asm/arch/prcm.h>
|
|
#include <asm/arch/gtbus.h>
|
|
#include <asm/arch/sys_proto.h>
|
|
|
|
__weak void clock_init_sec(void)
|
|
{
|
|
}
|
|
|
|
__weak void gtbus_init(void)
|
|
{
|
|
}
|
|
|
|
int clock_init(void)
|
|
{
|
|
#ifdef CONFIG_SPL_BUILD
|
|
clock_init_safe();
|
|
gtbus_init();
|
|
#endif
|
|
clock_init_uart();
|
|
clock_init_sec();
|
|
|
|
return 0;
|
|
}
|
|
|
|
/* These functions are shared between various SoCs so put them here. */
|
|
#if defined CONFIG_SUNXI_GEN_SUN6I && !defined CONFIG_MACH_SUN9I
|
|
int clock_twi_onoff(int port, int state)
|
|
{
|
|
struct sunxi_ccm_reg *const ccm =
|
|
(struct sunxi_ccm_reg *)SUNXI_CCM_BASE;
|
|
|
|
if (port == 5) {
|
|
if (state)
|
|
prcm_apb0_enable(
|
|
PRCM_APB0_GATE_PIO | PRCM_APB0_GATE_I2C);
|
|
else
|
|
prcm_apb0_disable(
|
|
PRCM_APB0_GATE_PIO | PRCM_APB0_GATE_I2C);
|
|
return 0;
|
|
}
|
|
|
|
/* set the apb clock gate and reset for twi */
|
|
if (state) {
|
|
setbits_le32(&ccm->apb2_gate,
|
|
CLK_GATE_OPEN << (APB2_GATE_TWI_SHIFT + port));
|
|
setbits_le32(&ccm->apb2_reset_cfg,
|
|
1 << (APB2_RESET_TWI_SHIFT + port));
|
|
} else {
|
|
clrbits_le32(&ccm->apb2_reset_cfg,
|
|
1 << (APB2_RESET_TWI_SHIFT + port));
|
|
clrbits_le32(&ccm->apb2_gate,
|
|
CLK_GATE_OPEN << (APB2_GATE_TWI_SHIFT + port));
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
#endif
|