mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-24 21:54:01 +00:00
cc5d7dcb61
Boot tested on sabrelite board. Signed-off-by: Guillaume GARDET <guillaume.gardet@free.fr> Cc: Troy Kisky <troy.kisky@boundarydevices.com> Cc: Stefano Babic <sbabic@denx.de> Cc: Fabio Estevam <fabio.estevam@nxp.com> Cc: Gary Bisson <gary.bisson@boundarydevices.com> Tested-by: Denis Pynkin <denis.pynkin@collabora.com>
185 lines
4.7 KiB
C
185 lines
4.7 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* Copyright (C) 2010-2011 Freescale Semiconductor, Inc.
|
|
*
|
|
* Configuration settings for the Boundary Devices Nitrogen6X
|
|
* and Freescale i.MX6Q Sabre Lite boards.
|
|
*/
|
|
|
|
#ifndef __CONFIG_H
|
|
#define __CONFIG_H
|
|
|
|
#include "mx6_common.h"
|
|
|
|
#define CONFIG_MACH_TYPE 3769
|
|
|
|
/* Size of malloc() pool */
|
|
#define CONFIG_SYS_MALLOC_LEN (10 * 1024 * 1024)
|
|
|
|
#define CONFIG_MISC_INIT_R
|
|
#define CONFIG_USBD_HS
|
|
#define CONFIG_NETCONSOLE
|
|
|
|
#define CONFIG_MXC_UART
|
|
#define CONFIG_MXC_UART_BASE UART2_BASE
|
|
|
|
#ifdef CONFIG_CMD_SF
|
|
#define CONFIG_SF_DEFAULT_BUS 0
|
|
#define CONFIG_SF_DEFAULT_CS 0
|
|
#define CONFIG_SF_DEFAULT_SPEED 25000000
|
|
#define CONFIG_SF_DEFAULT_MODE (SPI_MODE_0)
|
|
#endif
|
|
|
|
/* I2C Configs */
|
|
#define CONFIG_SYS_I2C
|
|
#define CONFIG_SYS_I2C_MXC
|
|
#define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
|
|
#define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
|
|
#define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
|
|
#define CONFIG_SYS_I2C_SPEED 100000
|
|
#define CONFIG_I2C_EDID
|
|
|
|
/* MMC Configs */
|
|
#define CONFIG_SYS_FSL_ESDHC_ADDR 0
|
|
#define CONFIG_SYS_FSL_USDHC_NUM 2
|
|
|
|
/*
|
|
* SATA Configs
|
|
*/
|
|
#ifdef CONFIG_CMD_SATA
|
|
#define CONFIG_SYS_SATA_MAX_DEVICE 1
|
|
#define CONFIG_DWC_AHSATA_PORT_ID 0
|
|
#define CONFIG_DWC_AHSATA_BASE_ADDR SATA_ARB_BASE_ADDR
|
|
#define CONFIG_LBA48
|
|
#endif
|
|
|
|
#define CONFIG_FEC_MXC
|
|
#define CONFIG_MII
|
|
#define IMX_FEC_BASE ENET_BASE_ADDR
|
|
#define CONFIG_FEC_XCV_TYPE RGMII
|
|
#define CONFIG_ETHPRIME "FEC"
|
|
#define CONFIG_FEC_MXC_PHYADDR 6
|
|
|
|
/* USB Configs */
|
|
#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
|
|
#define CONFIG_EHCI_HCD_INIT_AFTER_RESET /* For OTG port */
|
|
#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
|
|
#define CONFIG_MXC_USB_FLAGS 0
|
|
|
|
/* Framebuffer and LCD */
|
|
#define CONFIG_VIDEO_IPUV3
|
|
#define CONFIG_VIDEO_BMP_RLE8
|
|
#define CONFIG_SPLASH_SCREEN
|
|
#define CONFIG_SPLASH_SCREEN_ALIGN
|
|
#define CONFIG_VIDEO_BMP_GZIP
|
|
#define CONFIG_SYS_VIDEO_LOGO_MAX_SIZE (6 * 1024 * 1024)
|
|
#define CONFIG_BMP_16BPP
|
|
#define CONFIG_IMX_HDMI
|
|
#define CONFIG_IMX_VIDEO_SKIP
|
|
|
|
#define CONFIG_PREBOOT ""
|
|
|
|
#ifdef CONFIG_CMD_MMC
|
|
#define DISTRO_BOOT_DEV_MMC(func) func(MMC, mmc, 0) func(MMC, mmc, 1)
|
|
#else
|
|
#define DISTRO_BOOT_DEV_MMC(func)
|
|
#endif
|
|
|
|
#ifdef CONFIG_CMD_SATA
|
|
#define DISTRO_BOOT_DEV_SATA(func) func(SATA, sata, 0)
|
|
#else
|
|
#define DISTRO_BOOT_DEV_SATA(func)
|
|
#endif
|
|
|
|
#ifdef CONFIG_USB_STORAGE
|
|
#define DISTRO_BOOT_DEV_USB(func) func(USB, usb, 0)
|
|
#else
|
|
#define DISTRO_BOOT_DEV_USB(func)
|
|
#endif
|
|
|
|
#ifdef CONFIG_CMD_PXE
|
|
#define DISTRO_BOOT_DEV_PXE(func) func(PXE, pxe, na)
|
|
#else
|
|
#define DISTRO_BOOT_DEV_PXE(func)
|
|
#endif
|
|
|
|
#ifdef CONFIG_CMD_DHCP
|
|
#define DISTRO_BOOT_DEV_DHCP(func) func(DHCP, dhcp, na)
|
|
#else
|
|
#define DISTRO_BOOT_DEV_DHCP(func)
|
|
#endif
|
|
|
|
|
|
#if defined(CONFIG_SABRELITE)
|
|
#define FDTFILE "fdtfile=imx6q-sabrelite.dtb\0"
|
|
#else
|
|
/* FIXME: nitrogen6x covers multiple configs. Define fdtfile for each supported config. */
|
|
#define FDTFILE
|
|
#endif
|
|
|
|
#define BOOT_TARGET_DEVICES(func) \
|
|
DISTRO_BOOT_DEV_MMC(func) \
|
|
DISTRO_BOOT_DEV_SATA(func) \
|
|
DISTRO_BOOT_DEV_USB(func) \
|
|
DISTRO_BOOT_DEV_PXE(func) \
|
|
DISTRO_BOOT_DEV_DHCP(func)
|
|
|
|
#include <config_distro_bootcmd.h>
|
|
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
|
"console=ttymxc1\0" \
|
|
"fdt_high=0xffffffff\0" \
|
|
"initrd_high=0xffffffff\0" \
|
|
"fdt_addr_r=0x18000000\0" \
|
|
FDTFILE \
|
|
"kernel_addr_r=" __stringify(CONFIG_LOADADDR) "\0" \
|
|
"pxefile_addr_r=" __stringify(CONFIG_LOADADDR) "\0" \
|
|
"scriptaddr=" __stringify(CONFIG_LOADADDR) "\0" \
|
|
"ramdisk_addr_r=0x13000000\0" \
|
|
"ramdiskaddr=0x13000000\0" \
|
|
"ip_dyn=yes\0" \
|
|
"usb_pgood_delay=2000\0" \
|
|
BOOTENV
|
|
|
|
/* Miscellaneous configurable options */
|
|
#define CONFIG_SYS_MEMTEST_START 0x10000000
|
|
#define CONFIG_SYS_MEMTEST_END 0x10010000
|
|
#define CONFIG_SYS_MEMTEST_SCRATCH 0x10800000
|
|
|
|
/* Physical Memory Map */
|
|
#define CONFIG_NR_DRAM_BANKS 1
|
|
#define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
|
|
|
|
#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
|
|
#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
|
|
#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
|
|
|
|
#define CONFIG_SYS_INIT_SP_OFFSET \
|
|
(CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
|
|
#define CONFIG_SYS_INIT_SP_ADDR \
|
|
(CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
|
|
|
|
/* Environment organization */
|
|
#define CONFIG_ENV_SIZE (8 * 1024)
|
|
|
|
#if defined(CONFIG_ENV_IS_IN_MMC)
|
|
#define CONFIG_ENV_OFFSET (6 * 64 * 1024)
|
|
#define CONFIG_SYS_MMC_ENV_DEV 0
|
|
#elif defined(CONFIG_ENV_IS_IN_SPI_FLASH)
|
|
#define CONFIG_ENV_OFFSET (768 * 1024)
|
|
#define CONFIG_ENV_SECT_SIZE (8 * 1024)
|
|
#define CONFIG_ENV_SPI_BUS CONFIG_SF_DEFAULT_BUS
|
|
#define CONFIG_ENV_SPI_CS CONFIG_SF_DEFAULT_CS
|
|
#define CONFIG_ENV_SPI_MODE CONFIG_SF_DEFAULT_MODE
|
|
#define CONFIG_ENV_SPI_MAX_HZ CONFIG_SF_DEFAULT_SPEED
|
|
#endif
|
|
|
|
/*
|
|
* PCI express
|
|
*/
|
|
#ifdef CONFIG_CMD_PCI
|
|
#define CONFIG_PCI_SCAN_SHOW
|
|
#define CONFIG_PCIE_IMX
|
|
#endif
|
|
|
|
#endif /* __CONFIG_H */
|