mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-25 14:10:43 +00:00
372286217f
Allow L1 Icache & L1 Dcache line size to be specified separately, since there's no architectural mandate that they be the same. The [id]cache_line_size functions are tidied up to take advantage of the fact that the Kconfig entries are always present to simply check them for zero rather than needing to #ifdef on their presence. Signed-off-by: Paul Burton <paul.burton@imgtec.com> [removed CONFIG_SYS_CACHELINE_SIZE in include/configs/pic32mzdask.h] Signed-off-by: Daniel Schwierzeck <daniel.schwierzeck@gmail.com>
22 lines
563 B
C
22 lines
563 B
C
/*
|
|
* Copyright (c) 2011 The Chromium OS Authors.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef __MIPS_CACHE_H__
|
|
#define __MIPS_CACHE_H__
|
|
|
|
#define L1_CACHE_SHIFT CONFIG_MIPS_L1_CACHE_SHIFT
|
|
#define L1_CACHE_BYTES (1 << L1_CACHE_SHIFT)
|
|
|
|
#define ARCH_DMA_MINALIGN (L1_CACHE_BYTES)
|
|
|
|
/*
|
|
* CONFIG_SYS_CACHELINE_SIZE is still used in various drivers primarily for
|
|
* DMA buffer alignment. Satisfy those drivers by providing it as a synonym
|
|
* of ARCH_DMA_MINALIGN for now.
|
|
*/
|
|
#define CONFIG_SYS_CACHELINE_SIZE ARCH_DMA_MINALIGN
|
|
|
|
#endif /* __MIPS_CACHE_H__ */
|