mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-08 06:04:34 +00:00
a5fc58734f
Import Qualcomm IPQ4019 GCC bindings from Linux. This will enable using bindings instead of raw clock numbers both in the driver and DTS like Linux does. Signed-off-by: Robert Marko <robert.marko@sartura.hr> Cc: Luka Perkov <luka.perkov@sartura.hr>
96 lines
3.3 KiB
C
96 lines
3.3 KiB
C
/* Copyright (c) 2015 The Linux Foundation. All rights reserved.
|
|
*
|
|
* Permission to use, copy, modify, and/or distribute this software for any
|
|
* purpose with or without fee is hereby granted, provided that the above
|
|
* copyright notice and this permission notice appear in all copies.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
|
|
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
|
|
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
|
|
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
|
|
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
|
|
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
|
|
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
|
|
*
|
|
*/
|
|
#ifndef __QCOM_CLK_IPQ4019_H__
|
|
#define __QCOM_CLK_IPQ4019_H__
|
|
|
|
#define GCC_DUMMY_CLK 0
|
|
#define AUDIO_CLK_SRC 1
|
|
#define BLSP1_QUP1_I2C_APPS_CLK_SRC 2
|
|
#define BLSP1_QUP1_SPI_APPS_CLK_SRC 3
|
|
#define BLSP1_QUP2_I2C_APPS_CLK_SRC 4
|
|
#define BLSP1_QUP2_SPI_APPS_CLK_SRC 5
|
|
#define BLSP1_UART1_APPS_CLK_SRC 6
|
|
#define BLSP1_UART2_APPS_CLK_SRC 7
|
|
#define GCC_USB3_MOCK_UTMI_CLK_SRC 8
|
|
#define GCC_APPS_CLK_SRC 9
|
|
#define GCC_APPS_AHB_CLK_SRC 10
|
|
#define GP1_CLK_SRC 11
|
|
#define GP2_CLK_SRC 12
|
|
#define GP3_CLK_SRC 13
|
|
#define SDCC1_APPS_CLK_SRC 14
|
|
#define FEPHY_125M_DLY_CLK_SRC 15
|
|
#define WCSS2G_CLK_SRC 16
|
|
#define WCSS5G_CLK_SRC 17
|
|
#define GCC_APSS_AHB_CLK 18
|
|
#define GCC_AUDIO_AHB_CLK 19
|
|
#define GCC_AUDIO_PWM_CLK 20
|
|
#define GCC_BLSP1_AHB_CLK 21
|
|
#define GCC_BLSP1_QUP1_I2C_APPS_CLK 22
|
|
#define GCC_BLSP1_QUP1_SPI_APPS_CLK 23
|
|
#define GCC_BLSP1_QUP2_I2C_APPS_CLK 24
|
|
#define GCC_BLSP1_QUP2_SPI_APPS_CLK 25
|
|
#define GCC_BLSP1_UART1_APPS_CLK 26
|
|
#define GCC_BLSP1_UART2_APPS_CLK 27
|
|
#define GCC_DCD_XO_CLK 28
|
|
#define GCC_GP1_CLK 29
|
|
#define GCC_GP2_CLK 30
|
|
#define GCC_GP3_CLK 31
|
|
#define GCC_BOOT_ROM_AHB_CLK 32
|
|
#define GCC_CRYPTO_AHB_CLK 33
|
|
#define GCC_CRYPTO_AXI_CLK 34
|
|
#define GCC_CRYPTO_CLK 35
|
|
#define GCC_ESS_CLK 36
|
|
#define GCC_IMEM_AXI_CLK 37
|
|
#define GCC_IMEM_CFG_AHB_CLK 38
|
|
#define GCC_PCIE_AHB_CLK 39
|
|
#define GCC_PCIE_AXI_M_CLK 40
|
|
#define GCC_PCIE_AXI_S_CLK 41
|
|
#define GCC_PCNOC_AHB_CLK 42
|
|
#define GCC_PRNG_AHB_CLK 43
|
|
#define GCC_QPIC_AHB_CLK 44
|
|
#define GCC_QPIC_CLK 45
|
|
#define GCC_SDCC1_AHB_CLK 46
|
|
#define GCC_SDCC1_APPS_CLK 47
|
|
#define GCC_SNOC_PCNOC_AHB_CLK 48
|
|
#define GCC_SYS_NOC_125M_CLK 49
|
|
#define GCC_SYS_NOC_AXI_CLK 50
|
|
#define GCC_TCSR_AHB_CLK 51
|
|
#define GCC_TLMM_AHB_CLK 52
|
|
#define GCC_USB2_MASTER_CLK 53
|
|
#define GCC_USB2_SLEEP_CLK 54
|
|
#define GCC_USB2_MOCK_UTMI_CLK 55
|
|
#define GCC_USB3_MASTER_CLK 56
|
|
#define GCC_USB3_SLEEP_CLK 57
|
|
#define GCC_USB3_MOCK_UTMI_CLK 58
|
|
#define GCC_WCSS2G_CLK 59
|
|
#define GCC_WCSS2G_REF_CLK 60
|
|
#define GCC_WCSS2G_RTC_CLK 61
|
|
#define GCC_WCSS5G_CLK 62
|
|
#define GCC_WCSS5G_REF_CLK 63
|
|
#define GCC_WCSS5G_RTC_CLK 64
|
|
#define GCC_APSS_DDRPLL_VCO 65
|
|
#define GCC_SDCC_PLLDIV_CLK 66
|
|
#define GCC_FEPLL_VCO 67
|
|
#define GCC_FEPLL125_CLK 68
|
|
#define GCC_FEPLL125DLY_CLK 69
|
|
#define GCC_FEPLL200_CLK 70
|
|
#define GCC_FEPLL500_CLK 71
|
|
#define GCC_FEPLL_WCSS2G_CLK 72
|
|
#define GCC_FEPLL_WCSS5G_CLK 73
|
|
#define GCC_APSS_CPU_PLLDIV_CLK 74
|
|
#define GCC_PCNOC_AHB_CLK_SRC 75
|
|
|
|
#endif
|