mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-20 11:43:22 +00:00
176 lines
5.6 KiB
C
176 lines
5.6 KiB
C
/*
|
|
* Configuation settings for the Renesas Solutions AP-325RXA board
|
|
*
|
|
* Copyright (C) 2008 Renesas Solutions Corp.
|
|
* Copyright (C) 2008 Nobuhiro Iwamatsu <iwamatsu.nobuhiro@renesas.com>
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
#ifndef __AP325RXA_H
|
|
#define __AP325RXA_H
|
|
|
|
#undef DEBUG
|
|
#define CONFIG_SH 1
|
|
#define CONFIG_SH4 1
|
|
#define CONFIG_CPU_SH7723 1
|
|
#define CONFIG_AP325RXA 1
|
|
|
|
#define CONFIG_CMD_LOADB
|
|
#define CONFIG_CMD_LOADS
|
|
#define CONFIG_CMD_FLASH
|
|
#define CONFIG_CMD_MEMORY
|
|
#define CONFIG_CMD_NET
|
|
#define CONFIG_CMD_PING
|
|
#define CONFIG_CMD_NFS
|
|
#define CONFIG_CMD_SDRAM
|
|
#define CONFIG_CMD_ENV
|
|
#define CONFIG_CMD_IDE
|
|
#define CONFIG_CMD_EXT2
|
|
#define CONFIG_DOS_PARTITION
|
|
|
|
#define CONFIG_BAUDRATE 38400
|
|
#define CONFIG_BOOTDELAY 3
|
|
#define CONFIG_BOOTARGS "console=ttySC2,38400"
|
|
|
|
#define CONFIG_VERSION_VARIABLE
|
|
#undef CONFIG_SHOW_BOOT_PROGRESS
|
|
|
|
/* SMC9118 */
|
|
#define CONFIG_DRIVER_SMC911X 1
|
|
#define CONFIG_DRIVER_SMC911X_32_BIT 1
|
|
#define CONFIG_DRIVER_SMC911X_BASE 0xB6080000
|
|
|
|
/* MEMORY */
|
|
#define AP325RXA_SDRAM_BASE (0x88000000)
|
|
#define AP325RXA_FLASH_BASE_1 (0xA0000000)
|
|
#define AP325RXA_FLASH_BANK_SIZE (128 * 1024 * 1024)
|
|
|
|
/* undef to save memory */
|
|
#define CFG_LONGHELP
|
|
/* Monitor Command Prompt */
|
|
#define CFG_PROMPT "=> "
|
|
/* Buffer size for input from the Console */
|
|
#define CFG_CBSIZE 256
|
|
/* Buffer size for Console output */
|
|
#define CFG_PBSIZE 256
|
|
/* max args accepted for monitor commands */
|
|
#define CFG_MAXARGS 16
|
|
/* Buffer size for Boot Arguments passed to kernel */
|
|
#define CFG_BARGSIZE 512
|
|
/* List of legal baudrate settings for this board */
|
|
#define CFG_BAUDRATE_TABLE { 38400 }
|
|
|
|
/* SCIF */
|
|
#define CONFIG_SCIF_CONSOLE 1
|
|
#define CONFIG_SCIF_A 1 /* SH7723 has SCIF and SCIFA */
|
|
#define CONFIG_CONS_SCIF5 1
|
|
|
|
/* Suppress display of console information at boot */
|
|
#undef CFG_CONSOLE_INFO_QUIET
|
|
#undef CFG_CONSOLE_OVERWRITE_ROUTINE
|
|
#undef CFG_CONSOLE_ENV_OVERWRITE
|
|
|
|
#define CFG_MEMTEST_START (AP325RXA_SDRAM_BASE)
|
|
#define CFG_MEMTEST_END (CFG_MEMTEST_START + (60 * 1024 * 1024))
|
|
|
|
/* Enable alternate, more extensive, memory test */
|
|
#undef CFG_ALT_MEMTEST
|
|
/* Scratch address used by the alternate memory test */
|
|
#undef CFG_MEMTEST_SCRATCH
|
|
|
|
/* Enable temporary baudrate change while serial download */
|
|
#undef CFG_LOADS_BAUD_CHANGE
|
|
|
|
#define CFG_SDRAM_BASE (AP325RXA_SDRAM_BASE)
|
|
/* maybe more, but if so u-boot doesn't know about it... */
|
|
#define CFG_SDRAM_SIZE (128 * 1024 * 1024)
|
|
/* default load address for scripts ?!? */
|
|
#define CFG_LOAD_ADDR (CFG_SDRAM_BASE + 16 * 1024 * 1024)
|
|
|
|
/* Address of u-boot image in Flash (NOT run time address in SDRAM) ?!? */
|
|
#define CFG_MONITOR_BASE (AP325RXA_FLASH_BASE_1)
|
|
/* Monitor size */
|
|
#define CFG_MONITOR_LEN (128 * 1024)
|
|
/* Size of DRAM reserved for malloc() use */
|
|
#define CFG_MALLOC_LEN (256 * 1024)
|
|
/* size in bytes reserved for initial data */
|
|
#define CFG_GBL_DATA_SIZE (256)
|
|
#define CFG_BOOTMAPSZ (8 * 1024 * 1024)
|
|
|
|
/* FLASH */
|
|
#define CONFIG_FLASH_CFI_DRIVER 1
|
|
#define CFG_FLASH_CFI
|
|
#undef CFG_FLASH_QUIET_TEST
|
|
/* print 'E' for empty sector on flinfo */
|
|
#define CFG_FLASH_EMPTY_INFO
|
|
/* Physical start address of Flash memory */
|
|
#define CFG_FLASH_BASE (AP325RXA_FLASH_BASE_1)
|
|
/* Max number of sectors on each Flash chip */
|
|
#define CFG_MAX_FLASH_SECT 512
|
|
|
|
/*
|
|
* IDE support
|
|
*/
|
|
#define CONFIG_IDE_RESET 1
|
|
#define CFG_PIO_MODE 1
|
|
#define CFG_IDE_MAXBUS 1 /* IDE bus */
|
|
#define CFG_IDE_MAXDEVICE 1
|
|
#define CFG_ATA_BASE_ADDR 0xB4180000
|
|
#define CFG_ATA_STRIDE 2 /* 1bit shift */
|
|
#define CFG_ATA_DATA_OFFSET 0x200 /* data reg offset */
|
|
#define CFG_ATA_REG_OFFSET 0x200 /* reg offset */
|
|
#define CFG_ATA_ALT_OFFSET 0x210 /* alternate register offset */
|
|
|
|
/* if you use all NOR Flash , you change dip-switch. Please see Manual. */
|
|
#define CFG_MAX_FLASH_BANKS 1
|
|
#define CFG_FLASH_BANKS_LIST { CFG_FLASH_BASE + (0 * AP325RXA_FLASH_BANK_SIZE)}
|
|
|
|
/* Timeout for Flash erase operations (in ms) */
|
|
#define CFG_FLASH_ERASE_TOUT (3 * 1000)
|
|
/* Timeout for Flash write operations (in ms) */
|
|
#define CFG_FLASH_WRITE_TOUT (3 * 1000)
|
|
/* Timeout for Flash set sector lock bit operations (in ms) */
|
|
#define CFG_FLASH_LOCK_TOUT (3 * 1000)
|
|
/* Timeout for Flash clear lock bit operations (in ms) */
|
|
#define CFG_FLASH_UNLOCK_TOUT (3 * 1000)
|
|
|
|
/*
|
|
* Use hardware flash sectors protection instead
|
|
* of U-Boot software protection
|
|
*/
|
|
#undef CFG_FLASH_PROTECTION
|
|
#undef CFG_DIRECT_FLASH_TFTP
|
|
|
|
/* ENV setting */
|
|
#define CONFIG_ENV_IS_IN_FLASH
|
|
#define CONFIG_ENV_OVERWRITE 1
|
|
#define CONFIG_ENV_SECT_SIZE (128 * 1024)
|
|
#define CONFIG_ENV_SIZE (CONFIG_ENV_SECT_SIZE)
|
|
#define CONFIG_ENV_ADDR (CFG_FLASH_BASE + CFG_MONITOR_LEN)
|
|
/* Offset of env Flash sector relative to CFG_FLASH_BASE */
|
|
#define CONFIG_ENV_OFFSET (CONFIG_ENV_ADDR - CFG_FLASH_BASE)
|
|
#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SECT_SIZE)
|
|
|
|
/* Board Clock */
|
|
#define CONFIG_SYS_CLK_FREQ 33333333
|
|
#define TMU_CLK_DIVIDER (4) /* 4 (default), 16, 64, 256 or 1024 */
|
|
#define CFG_HZ (CONFIG_SYS_CLK_FREQ / TMU_CLK_DIVIDER)
|
|
|
|
#endif /* __AP325RXA_H */
|