mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-14 08:57:58 +00:00
8ff972c6e9
Merge cpu and lib cache code. Flush cache before disabling. Signed-off-by: Michal Simek <monstr@monstr.eu>
90 lines
2 KiB
C
90 lines
2 KiB
C
/*
|
|
* (C) Copyright 2007 Michal Simek
|
|
*
|
|
* Michal SIMEK <monstr@monstr.eu>
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/asm.h>
|
|
|
|
int dcache_status (void)
|
|
{
|
|
int i = 0;
|
|
int mask = 0x80;
|
|
__asm__ __volatile__ ("mfs %0,rmsr"::"r" (i):"memory");
|
|
/* i&=0x80 */
|
|
__asm__ __volatile__ ("and %0,%0,%1"::"r" (i), "r" (mask):"memory");
|
|
return i;
|
|
}
|
|
|
|
int icache_status (void)
|
|
{
|
|
int i = 0;
|
|
int mask = 0x20;
|
|
__asm__ __volatile__ ("mfs %0,rmsr"::"r" (i):"memory");
|
|
/* i&=0x20 */
|
|
__asm__ __volatile__ ("and %0,%0,%1"::"r" (i), "r" (mask):"memory");
|
|
return i;
|
|
}
|
|
|
|
void icache_enable (void) {
|
|
MSRSET(0x20);
|
|
}
|
|
|
|
void icache_disable(void) {
|
|
/* we are not generate ICACHE size -> flush whole cache */
|
|
flush_cache(0, 32768);
|
|
MSRCLR(0x20);
|
|
}
|
|
|
|
void dcache_enable (void) {
|
|
MSRSET(0x80);
|
|
}
|
|
|
|
void dcache_disable(void) {
|
|
#ifdef XILINX_USE_DCACHE
|
|
#ifdef XILINX_DCACHE_BYTE_SIZE
|
|
flush_cache(0, XILINX_DCACHE_BYTE_SIZE);
|
|
#else
|
|
#warning please rebuild BSPs and update configuration
|
|
flush_cache(0, 32768);
|
|
#endif
|
|
#endif
|
|
MSRCLR(0x80);
|
|
}
|
|
|
|
void flush_cache (ulong addr, ulong size)
|
|
{
|
|
int i;
|
|
for (i = 0; i < size; i += 4)
|
|
asm volatile (
|
|
#ifdef CONFIG_ICACHE
|
|
"wic %0, r0;"
|
|
#endif
|
|
"nop;"
|
|
#ifdef CONFIG_DCACHE
|
|
"wdc.flush %0, r0;"
|
|
#endif
|
|
"nop;"
|
|
:
|
|
: "r" (addr + i)
|
|
: "memory");
|
|
}
|