mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-30 16:39:35 +00:00
83d290c56f
When U-Boot started using SPDX tags we were among the early adopters and there weren't a lot of other examples to borrow from. So we picked the area of the file that usually had a full license text and replaced it with an appropriate SPDX-License-Identifier: entry. Since then, the Linux Kernel has adopted SPDX tags and they place it as the very first line in a file (except where shebangs are used, then it's second line) and with slightly different comment styles than us. In part due to community overlap, in part due to better tag visibility and in part for other minor reasons, switch over to that style. This commit changes all instances where we have a single declared license in the tag as both the before and after are identical in tag contents. There's also a few places where I found we did not have a tag and have introduced one. Signed-off-by: Tom Rini <trini@konsulko.com>
110 lines
3.4 KiB
C
110 lines
3.4 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright 2015 Freescale Semiconductor, Inc.
|
|
*/
|
|
#include <common.h>
|
|
#include <phy.h>
|
|
#include <fsl-mc/ldpaa_wriop.h>
|
|
#include <asm/io.h>
|
|
#include <asm/arch/fsl_serdes.h>
|
|
|
|
u32 dpmac_to_devdisr[] = {
|
|
[WRIOP1_DPMAC1] = FSL_CHASSIS3_DEVDISR2_DPMAC1,
|
|
[WRIOP1_DPMAC2] = FSL_CHASSIS3_DEVDISR2_DPMAC2,
|
|
[WRIOP1_DPMAC3] = FSL_CHASSIS3_DEVDISR2_DPMAC3,
|
|
[WRIOP1_DPMAC4] = FSL_CHASSIS3_DEVDISR2_DPMAC4,
|
|
[WRIOP1_DPMAC5] = FSL_CHASSIS3_DEVDISR2_DPMAC5,
|
|
[WRIOP1_DPMAC6] = FSL_CHASSIS3_DEVDISR2_DPMAC6,
|
|
[WRIOP1_DPMAC7] = FSL_CHASSIS3_DEVDISR2_DPMAC7,
|
|
[WRIOP1_DPMAC8] = FSL_CHASSIS3_DEVDISR2_DPMAC8,
|
|
[WRIOP1_DPMAC9] = FSL_CHASSIS3_DEVDISR2_DPMAC9,
|
|
[WRIOP1_DPMAC10] = FSL_CHASSIS3_DEVDISR2_DPMAC10,
|
|
[WRIOP1_DPMAC11] = FSL_CHASSIS3_DEVDISR2_DPMAC11,
|
|
[WRIOP1_DPMAC12] = FSL_CHASSIS3_DEVDISR2_DPMAC12,
|
|
[WRIOP1_DPMAC13] = FSL_CHASSIS3_DEVDISR2_DPMAC13,
|
|
[WRIOP1_DPMAC14] = FSL_CHASSIS3_DEVDISR2_DPMAC14,
|
|
[WRIOP1_DPMAC15] = FSL_CHASSIS3_DEVDISR2_DPMAC15,
|
|
[WRIOP1_DPMAC16] = FSL_CHASSIS3_DEVDISR2_DPMAC16,
|
|
[WRIOP1_DPMAC17] = FSL_CHASSIS3_DEVDISR2_DPMAC17,
|
|
[WRIOP1_DPMAC18] = FSL_CHASSIS3_DEVDISR2_DPMAC18,
|
|
[WRIOP1_DPMAC19] = FSL_CHASSIS3_DEVDISR2_DPMAC19,
|
|
[WRIOP1_DPMAC20] = FSL_CHASSIS3_DEVDISR2_DPMAC20,
|
|
[WRIOP1_DPMAC21] = FSL_CHASSIS3_DEVDISR2_DPMAC21,
|
|
[WRIOP1_DPMAC22] = FSL_CHASSIS3_DEVDISR2_DPMAC22,
|
|
[WRIOP1_DPMAC23] = FSL_CHASSIS3_DEVDISR2_DPMAC23,
|
|
[WRIOP1_DPMAC24] = FSL_CHASSIS3_DEVDISR2_DPMAC24,
|
|
};
|
|
|
|
static int is_device_disabled(int dpmac_id)
|
|
{
|
|
struct ccsr_gur __iomem *gur = (void *)CONFIG_SYS_FSL_GUTS_ADDR;
|
|
u32 devdisr2 = in_le32(&gur->devdisr2);
|
|
|
|
return dpmac_to_devdisr[dpmac_id] & devdisr2;
|
|
}
|
|
|
|
void wriop_dpmac_disable(int dpmac_id)
|
|
{
|
|
struct ccsr_gur __iomem *gur = (void *)CONFIG_SYS_FSL_GUTS_ADDR;
|
|
|
|
setbits_le32(&gur->devdisr2, dpmac_to_devdisr[dpmac_id]);
|
|
}
|
|
|
|
void wriop_dpmac_enable(int dpmac_id)
|
|
{
|
|
struct ccsr_gur __iomem *gur = (void *)CONFIG_SYS_FSL_GUTS_ADDR;
|
|
|
|
clrbits_le32(&gur->devdisr2, dpmac_to_devdisr[dpmac_id]);
|
|
}
|
|
|
|
phy_interface_t wriop_dpmac_enet_if(int dpmac_id, int lane_prtcl)
|
|
{
|
|
enum srds_prtcl;
|
|
|
|
if (is_device_disabled(dpmac_id + 1))
|
|
return PHY_INTERFACE_MODE_NONE;
|
|
|
|
if (lane_prtcl >= SGMII1 && lane_prtcl <= SGMII16)
|
|
return PHY_INTERFACE_MODE_SGMII;
|
|
|
|
if (lane_prtcl >= XFI1 && lane_prtcl <= XFI8)
|
|
return PHY_INTERFACE_MODE_XGMII;
|
|
|
|
if (lane_prtcl >= XAUI1 && lane_prtcl <= XAUI2)
|
|
return PHY_INTERFACE_MODE_XGMII;
|
|
|
|
if (lane_prtcl >= QSGMII_A && lane_prtcl <= QSGMII_D)
|
|
return PHY_INTERFACE_MODE_QSGMII;
|
|
|
|
return PHY_INTERFACE_MODE_NONE;
|
|
}
|
|
|
|
void wriop_init_dpmac_qsgmii(int sd, int lane_prtcl)
|
|
{
|
|
switch (lane_prtcl) {
|
|
case QSGMII_A:
|
|
wriop_init_dpmac(sd, 5, (int)lane_prtcl);
|
|
wriop_init_dpmac(sd, 6, (int)lane_prtcl);
|
|
wriop_init_dpmac(sd, 7, (int)lane_prtcl);
|
|
wriop_init_dpmac(sd, 8, (int)lane_prtcl);
|
|
break;
|
|
case QSGMII_B:
|
|
wriop_init_dpmac(sd, 1, (int)lane_prtcl);
|
|
wriop_init_dpmac(sd, 2, (int)lane_prtcl);
|
|
wriop_init_dpmac(sd, 3, (int)lane_prtcl);
|
|
wriop_init_dpmac(sd, 4, (int)lane_prtcl);
|
|
break;
|
|
case QSGMII_C:
|
|
wriop_init_dpmac(sd, 13, (int)lane_prtcl);
|
|
wriop_init_dpmac(sd, 14, (int)lane_prtcl);
|
|
wriop_init_dpmac(sd, 15, (int)lane_prtcl);
|
|
wriop_init_dpmac(sd, 16, (int)lane_prtcl);
|
|
break;
|
|
case QSGMII_D:
|
|
wriop_init_dpmac(sd, 9, (int)lane_prtcl);
|
|
wriop_init_dpmac(sd, 10, (int)lane_prtcl);
|
|
wriop_init_dpmac(sd, 11, (int)lane_prtcl);
|
|
wriop_init_dpmac(sd, 12, (int)lane_prtcl);
|
|
break;
|
|
}
|
|
}
|