mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-19 11:18:28 +00:00
261 lines
7.2 KiB
C
261 lines
7.2 KiB
C
/*
|
|
* (C) Copyright 2003
|
|
* Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
|
*
|
|
* (C) Copyright 2004
|
|
* Mark Jonas, Freescale Semiconductor, mark.jonas@motorola.com.
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
/*
|
|
* pf5200.c - main board support/init for the esd pf5200.
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <mpc5xxx.h>
|
|
#include <pci.h>
|
|
#include <command.h>
|
|
|
|
#include "mt46v16m16-75.h"
|
|
|
|
void init_power_switch(void);
|
|
|
|
static void sdram_start(int hi_addr)
|
|
{
|
|
long hi_addr_bit = hi_addr ? 0x01000000 : 0;
|
|
|
|
/* unlock mode register */
|
|
*(vu_long *) MPC5XXX_SDRAM_CTRL =
|
|
SDRAM_CONTROL | 0x80000000 | hi_addr_bit;
|
|
__asm__ volatile ("sync");
|
|
|
|
/* precharge all banks */
|
|
*(vu_long *) MPC5XXX_SDRAM_CTRL =
|
|
SDRAM_CONTROL | 0x80000002 | hi_addr_bit;
|
|
__asm__ volatile ("sync");
|
|
|
|
/* set mode register: extended mode */
|
|
*(vu_long *) MPC5XXX_SDRAM_MODE = SDRAM_EMODE;
|
|
__asm__ volatile ("sync");
|
|
|
|
/* set mode register: reset DLL */
|
|
*(vu_long *) MPC5XXX_SDRAM_MODE = SDRAM_MODE | 0x04000000;
|
|
__asm__ volatile ("sync");
|
|
|
|
/* precharge all banks */
|
|
*(vu_long *) MPC5XXX_SDRAM_CTRL =
|
|
SDRAM_CONTROL | 0x80000002 | hi_addr_bit;
|
|
__asm__ volatile ("sync");
|
|
|
|
/* auto refresh */
|
|
*(vu_long *) MPC5XXX_SDRAM_CTRL =
|
|
SDRAM_CONTROL | 0x80000004 | hi_addr_bit;
|
|
__asm__ volatile ("sync");
|
|
|
|
/* set mode register */
|
|
*(vu_long *) MPC5XXX_SDRAM_MODE = SDRAM_MODE;
|
|
__asm__ volatile ("sync");
|
|
|
|
/* normal operation */
|
|
*(vu_long *) MPC5XXX_SDRAM_CTRL = SDRAM_CONTROL | hi_addr_bit;
|
|
__asm__ volatile ("sync");
|
|
}
|
|
|
|
/*
|
|
* ATTENTION: Although partially referenced initdram does NOT make real use
|
|
* use of CFG_SDRAM_BASE. The code does not work if CFG_SDRAM_BASE
|
|
* is something else than 0x00000000.
|
|
*/
|
|
|
|
long int initdram(int board_type)
|
|
{
|
|
ulong dramsize = 0;
|
|
ulong test1, test2;
|
|
|
|
/* setup SDRAM chip selects */
|
|
*(vu_long *) MPC5XXX_SDRAM_CS0CFG = 0x0000001e; /* 2G at 0x0 */
|
|
*(vu_long *) MPC5XXX_SDRAM_CS1CFG = 0x80000000; /* disabled */
|
|
__asm__ volatile ("sync");
|
|
|
|
/* setup config registers */
|
|
*(vu_long *) MPC5XXX_SDRAM_CONFIG1 = SDRAM_CONFIG1;
|
|
*(vu_long *) MPC5XXX_SDRAM_CONFIG2 = SDRAM_CONFIG2;
|
|
__asm__ volatile ("sync");
|
|
|
|
/* set tap delay */
|
|
*(vu_long *) MPC5XXX_CDM_PORCFG = SDRAM_TAPDELAY;
|
|
__asm__ volatile ("sync");
|
|
|
|
/* find RAM size using SDRAM CS0 only */
|
|
sdram_start(0);
|
|
test1 = get_ram_size(CFG_SDRAM_BASE, 0x80000000);
|
|
sdram_start(1);
|
|
test2 = get_ram_size(CFG_SDRAM_BASE, 0x80000000);
|
|
|
|
if (test1 > test2) {
|
|
sdram_start(0);
|
|
dramsize = test1;
|
|
} else {
|
|
dramsize = test2;
|
|
}
|
|
|
|
/* memory smaller than 1MB is impossible */
|
|
if (dramsize < (1 << 20))
|
|
dramsize = 0;
|
|
|
|
/* set SDRAM CS0 size according to the amount of RAM found */
|
|
if (dramsize > 0) {
|
|
*(vu_long *) MPC5XXX_SDRAM_CS0CFG =
|
|
0x13 + __builtin_ffs(dramsize >> 20) - 1;
|
|
/* let SDRAM CS1 start right after CS0 */
|
|
*(vu_long *) MPC5XXX_SDRAM_CS1CFG = dramsize + 0x0000001e; /* 2G */
|
|
} else {
|
|
#if 0
|
|
*(vu_long *) MPC5XXX_SDRAM_CS0CFG = 0; /* disabled */
|
|
/* let SDRAM CS1 start right after CS0 */
|
|
*(vu_long *) MPC5XXX_SDRAM_CS1CFG = dramsize + 0x0000001e; /* 2G */
|
|
#else
|
|
*(vu_long *) MPC5XXX_SDRAM_CS0CFG =
|
|
0x13 + __builtin_ffs(0x08000000 >> 20) - 1;
|
|
/* let SDRAM CS1 start right after CS0 */
|
|
*(vu_long *) MPC5XXX_SDRAM_CS1CFG = 0x08000000 + 0x0000001e; /* 2G */
|
|
#endif
|
|
}
|
|
|
|
#if 0
|
|
/* find RAM size using SDRAM CS1 only */
|
|
sdram_start(0);
|
|
get_ram_size((ulong *) (CFG_SDRAM_BASE + dramsize), 0x80000000);
|
|
sdram_start(1);
|
|
get_ram_size((ulong *) (CFG_SDRAM_BASE + dramsize), 0x80000000);
|
|
sdram_start(0);
|
|
#endif
|
|
/* set SDRAM CS1 size according to the amount of RAM found */
|
|
|
|
*(vu_long *) MPC5XXX_SDRAM_CS1CFG = dramsize; /* disabled */
|
|
|
|
init_power_switch();
|
|
return (dramsize);
|
|
}
|
|
|
|
int checkboard(void)
|
|
{
|
|
puts("Board: esd CPX CPU5200 (mecp5200)\n");
|
|
return 0;
|
|
}
|
|
|
|
void flash_preinit(void)
|
|
{
|
|
/*
|
|
* Now, when we are in RAM, enable flash write
|
|
* access for detection process.
|
|
* Note that CS_BOOT cannot be cleared when
|
|
* executing in flash.
|
|
*/
|
|
*(vu_long *) MPC5XXX_BOOTCS_CFG &= ~0x1; /* clear RO */
|
|
}
|
|
|
|
void flash_afterinit(ulong size)
|
|
{
|
|
if (size == CFG_FLASH_SIZE) {
|
|
/* adjust mapping */
|
|
*(vu_long *) MPC5XXX_BOOTCS_START =
|
|
*(vu_long *) MPC5XXX_CS0_START =
|
|
START_REG(CFG_BOOTCS_START | size);
|
|
*(vu_long *) MPC5XXX_BOOTCS_STOP =
|
|
*(vu_long *) MPC5XXX_CS0_STOP =
|
|
STOP_REG(CFG_BOOTCS_START | size, size);
|
|
}
|
|
}
|
|
|
|
#ifdef CONFIG_PCI
|
|
static struct pci_controller hose;
|
|
|
|
extern void pci_mpc5xxx_init(struct pci_controller *);
|
|
|
|
void pci_init_board(void)
|
|
{
|
|
pci_mpc5xxx_init(&hose);
|
|
}
|
|
#endif
|
|
|
|
#if defined (CFG_CMD_IDE) && defined (CONFIG_IDE_RESET)
|
|
|
|
#define GPIO_PSC1_4 0x01000000UL
|
|
|
|
void init_ide_reset(void)
|
|
{
|
|
debug("init_ide_reset\n");
|
|
|
|
/* Configure PSC1_4 as GPIO output for ATA reset */
|
|
*(vu_long *) MPC5XXX_WU_GPIO_ENABLE |= GPIO_PSC1_4;
|
|
*(vu_long *) MPC5XXX_WU_GPIO_DIR |= GPIO_PSC1_4;
|
|
}
|
|
|
|
void ide_set_reset(int idereset)
|
|
{
|
|
debug("ide_reset(%d)\n", idereset);
|
|
|
|
if (idereset)
|
|
*(vu_long *) MPC5XXX_WU_GPIO_DATA_O &= ~GPIO_PSC1_4;
|
|
else
|
|
*(vu_long *) MPC5XXX_WU_GPIO_DATA_O |= GPIO_PSC1_4;
|
|
}
|
|
#endif /* defined (CFG_CMD_IDE) && defined (CONFIG_IDE_RESET) */
|
|
|
|
#define MPC5XXX_SIMPLEIO_GPIO_ENABLE (MPC5XXX_GPIO + 0x0004)
|
|
#define MPC5XXX_SIMPLEIO_GPIO_DIR (MPC5XXX_GPIO + 0x000C)
|
|
#define MPC5XXX_SIMPLEIO_GPIO_DATA_OUTPUT (MPC5XXX_GPIO + 0x0010)
|
|
#define MPC5XXX_SIMPLEIO_GPIO_DATA_INPUT (MPC5XXX_GPIO + 0x0014)
|
|
|
|
#define MPC5XXX_INTERRUPT_GPIO_ENABLE (MPC5XXX_GPIO + 0x0020)
|
|
#define MPC5XXX_INTERRUPT_GPIO_DIR (MPC5XXX_GPIO + 0x0028)
|
|
#define MPC5XXX_INTERRUPT_GPIO_DATA_OUTPUT (MPC5XXX_GPIO + 0x002C)
|
|
#define MPC5XXX_INTERRUPT_GPIO_STATUS (MPC5XXX_GPIO + 0x003C)
|
|
|
|
#define GPIO_WU6 0x40000000UL
|
|
#define GPIO_USB0 0x00010000UL
|
|
#define GPIO_USB9 0x08000000UL
|
|
#define GPIO_USB9S 0x00080000UL
|
|
|
|
void init_power_switch(void)
|
|
{
|
|
debug("init_power_switch\n");
|
|
|
|
/* Configure GPIO_WU6 as GPIO output for ATA reset */
|
|
*(vu_long *) MPC5XXX_WU_GPIO_DATA_O |= GPIO_WU6;
|
|
*(vu_long *) MPC5XXX_WU_GPIO_ENABLE |= GPIO_WU6;
|
|
*(vu_long *) MPC5XXX_WU_GPIO_DIR |= GPIO_WU6;
|
|
__asm__ volatile ("sync");
|
|
|
|
*(vu_long *) MPC5XXX_SIMPLEIO_GPIO_DATA_OUTPUT &= ~GPIO_USB0;
|
|
*(vu_long *) MPC5XXX_SIMPLEIO_GPIO_ENABLE |= GPIO_USB0;
|
|
*(vu_long *) MPC5XXX_SIMPLEIO_GPIO_DIR |= GPIO_USB0;
|
|
__asm__ volatile ("sync");
|
|
|
|
*(vu_long *) MPC5XXX_INTERRUPT_GPIO_DATA_OUTPUT &= ~GPIO_USB9;
|
|
*(vu_long *) MPC5XXX_INTERRUPT_GPIO_ENABLE &= ~GPIO_USB9;
|
|
__asm__ volatile ("sync");
|
|
|
|
if ((*(vu_long *) MPC5XXX_INTERRUPT_GPIO_STATUS & GPIO_USB9S) == 0) {
|
|
*(vu_long *) MPC5XXX_SIMPLEIO_GPIO_DATA_OUTPUT |= GPIO_USB0;
|
|
__asm__ volatile ("sync");
|
|
}
|
|
}
|