mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-05 20:54:31 +00:00
b7b2067062
Make sure SODIMM pin 87 nRESET_OUT is released properly by explicitly setting its pin mux function to GMI. This solves some issues with e.g. USB not being fully operational on carrier boards with USB hubs connected to reset if U-Boot got loaded via recovery mode aka rcm. Signed-off-by: Marcel Ziswiler <marcel.ziswiler@toradex.com> Acked-by: Stephen Warren <swarren@nvidia.com> Signed-off-by: Tom Warren <twarren@nvidia.com>
133 lines
3 KiB
C
133 lines
3 KiB
C
/*
|
|
* Copyright (C) 2012 Lucas Stach
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/arch/clock.h>
|
|
#include <asm/arch/funcmux.h>
|
|
#include <asm/arch/pinmux.h>
|
|
#include <asm/arch-tegra/ap.h>
|
|
#include <asm/arch-tegra/board.h>
|
|
#include <asm/arch-tegra/tegra.h>
|
|
#include <asm/gpio.h>
|
|
#include <asm/io.h>
|
|
#include <i2c.h>
|
|
|
|
#define PMU_I2C_ADDRESS 0x34
|
|
#define MAX_I2C_RETRY 3
|
|
#define PMU_SUPPLYENE 0x14
|
|
#define PMU_SUPPLYENE_SYSINEN (1<<5)
|
|
#define PMU_SUPPLYENE_EXITSLREQ (1<<1)
|
|
|
|
int arch_misc_init(void)
|
|
{
|
|
/* Disable PMIC sleep mode on low supply voltage */
|
|
struct udevice *dev;
|
|
u8 addr, data[1];
|
|
int err;
|
|
|
|
err = i2c_get_chip_for_busnum(0, PMU_I2C_ADDRESS, 1, &dev);
|
|
if (err) {
|
|
debug("%s: Cannot find PMIC I2C chip\n", __func__);
|
|
return err;
|
|
}
|
|
|
|
addr = PMU_SUPPLYENE;
|
|
|
|
err = dm_i2c_read(dev, addr, data, 1);
|
|
if (err) {
|
|
debug("failed to get PMU_SUPPLYENE\n");
|
|
return err;
|
|
}
|
|
|
|
data[0] &= ~PMU_SUPPLYENE_SYSINEN;
|
|
data[0] |= PMU_SUPPLYENE_EXITSLREQ;
|
|
|
|
err = dm_i2c_write(dev, addr, data, 1);
|
|
if (err) {
|
|
debug("failed to set PMU_SUPPLYENE\n");
|
|
return err;
|
|
}
|
|
|
|
/* make sure SODIMM pin 87 nRESET_OUT is released properly */
|
|
pinmux_set_func(PMUX_PINGRP_ATA, PMUX_FUNC_GMI);
|
|
|
|
if (readl(NV_PA_BASE_SRAM + NVBOOTINFOTABLE_BOOTTYPE) ==
|
|
NVBOOTTYPE_RECOVERY)
|
|
printf("USB recovery mode\n");
|
|
|
|
return 0;
|
|
}
|
|
|
|
#ifdef CONFIG_TEGRA_MMC
|
|
/*
|
|
* Routine: pin_mux_mmc
|
|
* Description: setup the pin muxes/tristate values for the SDMMC(s)
|
|
*/
|
|
void pin_mux_mmc(void)
|
|
{
|
|
funcmux_select(PERIPH_ID_SDMMC4, FUNCMUX_SDMMC4_ATB_GMA_4_BIT);
|
|
pinmux_tristate_disable(PMUX_PINGRP_GMB);
|
|
}
|
|
#endif
|
|
|
|
#ifdef CONFIG_TEGRA_NAND
|
|
void pin_mux_nand(void)
|
|
{
|
|
funcmux_select(PERIPH_ID_NDFLASH, FUNCMUX_NDFLASH_KBC_8_BIT);
|
|
|
|
/*
|
|
* configure pingroup ATC to something unrelated to
|
|
* avoid ATC overriding KBC
|
|
*/
|
|
pinmux_set_func(PMUX_PINGRP_ATC, PMUX_FUNC_GMI);
|
|
}
|
|
#endif
|
|
|
|
#ifdef CONFIG_USB_EHCI_TEGRA
|
|
void pin_mux_usb(void)
|
|
{
|
|
/* module internal USB bus to connect ethernet chipset */
|
|
funcmux_select(PERIPH_ID_USB2, FUNCMUX_USB2_ULPI);
|
|
|
|
/* ULPI reference clock output */
|
|
pinmux_set_func(PMUX_PINGRP_CDEV2, PMUX_FUNC_PLLP_OUT4);
|
|
pinmux_tristate_disable(PMUX_PINGRP_CDEV2);
|
|
|
|
/* PHY reset GPIO */
|
|
pinmux_tristate_disable(PMUX_PINGRP_UAC);
|
|
|
|
/* VBus GPIO */
|
|
pinmux_tristate_disable(PMUX_PINGRP_DTE);
|
|
|
|
/* Reset ASIX using LAN_RESET */
|
|
gpio_request(GPIO_PV4, "LAN_RESET");
|
|
gpio_direction_output(GPIO_PV4, 0);
|
|
pinmux_tristate_disable(PMUX_PINGRP_GPV);
|
|
udelay(5);
|
|
gpio_set_value(GPIO_PV4, 1);
|
|
|
|
/* USBH_PEN: USB 1 aka Tegra USB port 3 VBus */
|
|
pinmux_tristate_disable(PMUX_PINGRP_SPIG);
|
|
}
|
|
#endif
|
|
|
|
#ifdef CONFIG_VIDEO_TEGRA
|
|
/*
|
|
* Routine: pin_mux_display
|
|
* Description: setup the pin muxes/tristate values for the LCD interface)
|
|
*/
|
|
void pin_mux_display(void)
|
|
{
|
|
/*
|
|
* Manually untristate BL_ON (PT4 - SODIMM 71) as specified through
|
|
* device-tree
|
|
*/
|
|
pinmux_tristate_disable(PMUX_PINGRP_DTA);
|
|
|
|
pinmux_set_func(PMUX_PINGRP_SDC, PMUX_FUNC_PWM);
|
|
pinmux_tristate_disable(PMUX_PINGRP_SDC);
|
|
}
|
|
#endif
|