mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-14 08:57:58 +00:00
0e17f02a8a
Some cores don't support ethernet stashing at all, and some instances have errata. Adds 3 properties to gianfar nodes which support stashing. For now, just add this support to 85xx SoCs. Signed-off-by: Andy Fleming <afleming@freescale.com>
258 lines
6.8 KiB
C
258 lines
6.8 KiB
C
/*
|
|
* Copyright 2007 Freescale Semiconductor, Inc.
|
|
*
|
|
* (C) Copyright 2000
|
|
* Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <libfdt.h>
|
|
#include <fdt_support.h>
|
|
#include <asm/processor.h>
|
|
|
|
extern void ft_qe_setup(void *blob);
|
|
|
|
#ifdef CONFIG_MP
|
|
#include "mp.h"
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
void ft_fixup_cpu(void *blob, u64 memory_limit)
|
|
{
|
|
int off;
|
|
ulong spin_tbl_addr = get_spin_addr();
|
|
u32 bootpg, id = get_my_id();
|
|
|
|
/* if we have 4G or more of memory, put the boot page at 4Gb-4k */
|
|
if ((u64)gd->ram_size > 0xfffff000)
|
|
bootpg = 0xfffff000;
|
|
else
|
|
bootpg = gd->ram_size - 4096;
|
|
|
|
off = fdt_node_offset_by_prop_value(blob, -1, "device_type", "cpu", 4);
|
|
while (off != -FDT_ERR_NOTFOUND) {
|
|
u32 *reg = (u32 *)fdt_getprop(blob, off, "reg", 0);
|
|
|
|
if (reg) {
|
|
if (*reg == id) {
|
|
fdt_setprop_string(blob, off, "status", "okay");
|
|
} else {
|
|
u64 val = *reg * SIZE_BOOT_ENTRY + spin_tbl_addr;
|
|
val = cpu_to_fdt32(val);
|
|
fdt_setprop_string(blob, off, "status",
|
|
"disabled");
|
|
fdt_setprop_string(blob, off, "enable-method",
|
|
"spin-table");
|
|
fdt_setprop(blob, off, "cpu-release-addr",
|
|
&val, sizeof(val));
|
|
}
|
|
} else {
|
|
printf ("cpu NULL\n");
|
|
}
|
|
off = fdt_node_offset_by_prop_value(blob, off,
|
|
"device_type", "cpu", 4);
|
|
}
|
|
|
|
/* Reserve the boot page so OSes dont use it */
|
|
if ((u64)bootpg < memory_limit) {
|
|
off = fdt_add_mem_rsv(blob, bootpg, (u64)4096);
|
|
if (off < 0)
|
|
printf("%s: %s\n", __FUNCTION__, fdt_strerror(off));
|
|
}
|
|
}
|
|
#endif
|
|
|
|
#ifdef CONFIG_L2_CACHE
|
|
/* return size in kilobytes */
|
|
static inline u32 l2cache_size(void)
|
|
{
|
|
volatile ccsr_l2cache_t *l2cache = (void *)CONFIG_SYS_MPC85xx_L2_ADDR;
|
|
volatile u32 l2siz_field = (l2cache->l2ctl >> 28) & 0x3;
|
|
u32 ver = SVR_SOC_VER(get_svr());
|
|
|
|
switch (l2siz_field) {
|
|
case 0x0:
|
|
break;
|
|
case 0x1:
|
|
if (ver == SVR_8540 || ver == SVR_8560 ||
|
|
ver == SVR_8541 || ver == SVR_8541_E ||
|
|
ver == SVR_8555 || ver == SVR_8555_E)
|
|
return 128;
|
|
else
|
|
return 256;
|
|
break;
|
|
case 0x2:
|
|
if (ver == SVR_8540 || ver == SVR_8560 ||
|
|
ver == SVR_8541 || ver == SVR_8541_E ||
|
|
ver == SVR_8555 || ver == SVR_8555_E)
|
|
return 256;
|
|
else
|
|
return 512;
|
|
break;
|
|
case 0x3:
|
|
return 1024;
|
|
break;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static inline void ft_fixup_l2cache(void *blob)
|
|
{
|
|
int len, off;
|
|
u32 *ph;
|
|
struct cpu_type *cpu = identify_cpu(SVR_SOC_VER(get_svr()));
|
|
char compat_buf[38];
|
|
|
|
const u32 line_size = 32;
|
|
const u32 num_ways = 8;
|
|
const u32 size = l2cache_size() * 1024;
|
|
const u32 num_sets = size / (line_size * num_ways);
|
|
|
|
off = fdt_node_offset_by_prop_value(blob, -1, "device_type", "cpu", 4);
|
|
if (off < 0) {
|
|
debug("no cpu node fount\n");
|
|
return;
|
|
}
|
|
|
|
ph = (u32 *)fdt_getprop(blob, off, "next-level-cache", 0);
|
|
|
|
if (ph == NULL) {
|
|
debug("no next-level-cache property\n");
|
|
return ;
|
|
}
|
|
|
|
off = fdt_node_offset_by_phandle(blob, *ph);
|
|
if (off < 0) {
|
|
printf("%s: %s\n", __func__, fdt_strerror(off));
|
|
return ;
|
|
}
|
|
|
|
if (cpu) {
|
|
len = sprintf(compat_buf, "fsl,mpc%s-l2-cache-controller",
|
|
cpu->name);
|
|
sprintf(&compat_buf[len + 1], "cache");
|
|
}
|
|
fdt_setprop(blob, off, "cache-unified", NULL, 0);
|
|
fdt_setprop_cell(blob, off, "cache-block-size", line_size);
|
|
fdt_setprop_cell(blob, off, "cache-size", size);
|
|
fdt_setprop_cell(blob, off, "cache-sets", num_sets);
|
|
fdt_setprop_cell(blob, off, "cache-level", 2);
|
|
fdt_setprop(blob, off, "compatible", compat_buf, sizeof(compat_buf));
|
|
}
|
|
#else
|
|
#define ft_fixup_l2cache(x)
|
|
#endif
|
|
|
|
static inline void ft_fixup_cache(void *blob)
|
|
{
|
|
int off;
|
|
|
|
off = fdt_node_offset_by_prop_value(blob, -1, "device_type", "cpu", 4);
|
|
|
|
while (off != -FDT_ERR_NOTFOUND) {
|
|
u32 l1cfg0 = mfspr(SPRN_L1CFG0);
|
|
u32 l1cfg1 = mfspr(SPRN_L1CFG1);
|
|
u32 isize, iline_size, inum_sets, inum_ways;
|
|
u32 dsize, dline_size, dnum_sets, dnum_ways;
|
|
|
|
/* d-side config */
|
|
dsize = (l1cfg0 & 0x7ff) * 1024;
|
|
dnum_ways = ((l1cfg0 >> 11) & 0xff) + 1;
|
|
dline_size = (((l1cfg0 >> 23) & 0x3) + 1) * 32;
|
|
dnum_sets = dsize / (dline_size * dnum_ways);
|
|
|
|
fdt_setprop_cell(blob, off, "d-cache-block-size", dline_size);
|
|
fdt_setprop_cell(blob, off, "d-cache-size", dsize);
|
|
fdt_setprop_cell(blob, off, "d-cache-sets", dnum_sets);
|
|
|
|
/* i-side config */
|
|
isize = (l1cfg1 & 0x7ff) * 1024;
|
|
inum_ways = ((l1cfg1 >> 11) & 0xff) + 1;
|
|
iline_size = (((l1cfg1 >> 23) & 0x3) + 1) * 32;
|
|
inum_sets = isize / (iline_size * inum_ways);
|
|
|
|
fdt_setprop_cell(blob, off, "i-cache-block-size", iline_size);
|
|
fdt_setprop_cell(blob, off, "i-cache-size", isize);
|
|
fdt_setprop_cell(blob, off, "i-cache-sets", inum_sets);
|
|
|
|
off = fdt_node_offset_by_prop_value(blob, off,
|
|
"device_type", "cpu", 4);
|
|
}
|
|
|
|
ft_fixup_l2cache(blob);
|
|
}
|
|
|
|
|
|
void fdt_add_enet_stashing(void *fdt)
|
|
{
|
|
do_fixup_by_compat(fdt, "gianfar", "bd-stash", NULL, 0, 1);
|
|
|
|
do_fixup_by_compat_u32(fdt, "gianfar", "rx-stash-len", 96, 1);
|
|
|
|
do_fixup_by_compat_u32(fdt, "gianfar", "rx-stash-idx", 0, 1);
|
|
}
|
|
|
|
void ft_cpu_setup(void *blob, bd_t *bd)
|
|
{
|
|
/* delete crypto node if not on an E-processor */
|
|
if (!IS_E_PROCESSOR(get_svr()))
|
|
fdt_fixup_crypto_node(blob, 0);
|
|
|
|
#if defined(CONFIG_HAS_ETH0) || defined(CONFIG_HAS_ETH1) ||\
|
|
defined(CONFIG_HAS_ETH2) || defined(CONFIG_HAS_ETH3)
|
|
fdt_fixup_ethernet(blob);
|
|
|
|
fdt_add_enet_stashing(blob);
|
|
#endif
|
|
|
|
do_fixup_by_prop_u32(blob, "device_type", "cpu", 4,
|
|
"timebase-frequency", bd->bi_busfreq / 8, 1);
|
|
do_fixup_by_prop_u32(blob, "device_type", "cpu", 4,
|
|
"bus-frequency", bd->bi_busfreq, 1);
|
|
do_fixup_by_prop_u32(blob, "device_type", "cpu", 4,
|
|
"clock-frequency", bd->bi_intfreq, 1);
|
|
do_fixup_by_prop_u32(blob, "device_type", "soc", 4,
|
|
"bus-frequency", bd->bi_busfreq, 1);
|
|
#ifdef CONFIG_QE
|
|
ft_qe_setup(blob);
|
|
#endif
|
|
|
|
#ifdef CONFIG_SYS_NS16550
|
|
do_fixup_by_compat_u32(blob, "ns16550",
|
|
"clock-frequency", CONFIG_SYS_NS16550_CLK, 1);
|
|
#endif
|
|
|
|
#ifdef CONFIG_CPM2
|
|
do_fixup_by_compat_u32(blob, "fsl,cpm2-scc-uart",
|
|
"current-speed", bd->bi_baudrate, 1);
|
|
|
|
do_fixup_by_compat_u32(blob, "fsl,cpm2-brg",
|
|
"clock-frequency", bd->bi_brgfreq, 1);
|
|
#endif
|
|
|
|
fdt_fixup_memory(blob, (u64)bd->bi_memstart, (u64)bd->bi_memsize);
|
|
|
|
#ifdef CONFIG_MP
|
|
ft_fixup_cpu(blob, (u64)bd->bi_memstart + (u64)bd->bi_memsize);
|
|
#endif
|
|
|
|
ft_fixup_cache(blob);
|
|
}
|