mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-11 05:42:58 +00:00
4f1267cea1
This driver was written for Arria10, but it applies to Gen5, too. The main difference is that Gen5 has 2 MACs (Arria10 has 3) and the syscon bits are encoded in the same register, thus an offset is needed. This offset is already read from the devicetree, but for Arria10 it is always 0, which is probably why it has been ignored. By using this offset when writing the phy mode into the syscon regiter, we can use this driver to set the phy mode for both of the MACs on Gen5. Since the PHY mode bits in sysmgr are the same even for Stratix10, let's drop the detection of the sub-mach by checking compatible version and just use the same code for all FPGAs. To work correctly, this driver depends on SYSCON and REGMAP, so select those via Kconfig when it is enabeld. Tested on socfpga_socrates (where the 2nd MAC is connected, so a shift offset is required). Signed-off-by: Simon Goldschmidt <simon.k.r.goldschmidt@gmail.com>
122 lines
2.8 KiB
C
122 lines
2.8 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright (C) 2018 Marek Vasut <marex@denx.de>
|
|
*
|
|
* Altera SoCFPGA EMAC extras
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/io.h>
|
|
#include <dm.h>
|
|
#include <clk.h>
|
|
#include <phy.h>
|
|
#include <regmap.h>
|
|
#include <reset.h>
|
|
#include <syscon.h>
|
|
#include "designware.h"
|
|
|
|
#include <asm/arch/system_manager.h>
|
|
|
|
struct dwmac_socfpga_platdata {
|
|
struct dw_eth_pdata dw_eth_pdata;
|
|
void *phy_intf;
|
|
u32 reg_shift;
|
|
};
|
|
|
|
static int dwmac_socfpga_ofdata_to_platdata(struct udevice *dev)
|
|
{
|
|
struct dwmac_socfpga_platdata *pdata = dev_get_platdata(dev);
|
|
struct regmap *regmap;
|
|
struct ofnode_phandle_args args;
|
|
void *range;
|
|
int ret;
|
|
|
|
ret = dev_read_phandle_with_args(dev, "altr,sysmgr-syscon", NULL,
|
|
2, 0, &args);
|
|
if (ret) {
|
|
dev_err(dev, "Failed to get syscon: %d\n", ret);
|
|
return ret;
|
|
}
|
|
|
|
if (args.args_count != 2) {
|
|
dev_err(dev, "Invalid number of syscon args\n");
|
|
return -EINVAL;
|
|
}
|
|
|
|
regmap = syscon_node_to_regmap(args.node);
|
|
if (IS_ERR(regmap)) {
|
|
ret = PTR_ERR(regmap);
|
|
dev_err(dev, "Failed to get regmap: %d\n", ret);
|
|
return ret;
|
|
}
|
|
|
|
range = regmap_get_range(regmap, 0);
|
|
if (!range) {
|
|
dev_err(dev, "Failed to get regmap range\n");
|
|
return -ENOMEM;
|
|
}
|
|
|
|
pdata->phy_intf = range + args.args[0];
|
|
pdata->reg_shift = args.args[1];
|
|
|
|
return designware_eth_ofdata_to_platdata(dev);
|
|
}
|
|
|
|
static int dwmac_socfpga_probe(struct udevice *dev)
|
|
{
|
|
struct dwmac_socfpga_platdata *pdata = dev_get_platdata(dev);
|
|
struct eth_pdata *edata = &pdata->dw_eth_pdata.eth_pdata;
|
|
struct reset_ctl_bulk reset_bulk;
|
|
int ret;
|
|
u32 modereg;
|
|
u32 modemask;
|
|
|
|
switch (edata->phy_interface) {
|
|
case PHY_INTERFACE_MODE_MII:
|
|
case PHY_INTERFACE_MODE_GMII:
|
|
modereg = SYSMGR_EMACGRP_CTRL_PHYSEL_ENUM_GMII_MII;
|
|
break;
|
|
case PHY_INTERFACE_MODE_RMII:
|
|
modereg = SYSMGR_EMACGRP_CTRL_PHYSEL_ENUM_RMII;
|
|
break;
|
|
case PHY_INTERFACE_MODE_RGMII:
|
|
modereg = SYSMGR_EMACGRP_CTRL_PHYSEL_ENUM_RGMII;
|
|
break;
|
|
default:
|
|
dev_err(dev, "Unsupported PHY mode\n");
|
|
return -EINVAL;
|
|
}
|
|
|
|
ret = reset_get_bulk(dev, &reset_bulk);
|
|
if (ret) {
|
|
dev_err(dev, "Failed to get reset: %d\n", ret);
|
|
return ret;
|
|
}
|
|
|
|
reset_assert_bulk(&reset_bulk);
|
|
|
|
modemask = SYSMGR_EMACGRP_CTRL_PHYSEL_MASK << pdata->reg_shift;
|
|
clrsetbits_le32(pdata->phy_intf, modemask,
|
|
modereg << pdata->reg_shift);
|
|
|
|
reset_release_bulk(&reset_bulk);
|
|
|
|
return designware_eth_probe(dev);
|
|
}
|
|
|
|
static const struct udevice_id dwmac_socfpga_ids[] = {
|
|
{ .compatible = "altr,socfpga-stmmac" },
|
|
{ }
|
|
};
|
|
|
|
U_BOOT_DRIVER(dwmac_socfpga) = {
|
|
.name = "dwmac_socfpga",
|
|
.id = UCLASS_ETH,
|
|
.of_match = dwmac_socfpga_ids,
|
|
.ofdata_to_platdata = dwmac_socfpga_ofdata_to_platdata,
|
|
.probe = dwmac_socfpga_probe,
|
|
.ops = &designware_eth_ops,
|
|
.priv_auto_alloc_size = sizeof(struct dw_eth_dev),
|
|
.platdata_auto_alloc_size = sizeof(struct dwmac_socfpga_platdata),
|
|
.flags = DM_FLAG_ALLOC_PRIV_DMA,
|
|
};
|