mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-14 08:57:58 +00:00
94 lines
2.5 KiB
C
94 lines
2.5 KiB
C
/*
|
|
* (C) Copyright 2007
|
|
* Heiko Schocher, DENX Software Engineering, hs@denx.de.
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
#include <common.h>
|
|
|
|
#if defined(CONFIG_CMD_NAND)
|
|
|
|
#include <nand.h>
|
|
#include <asm/processor.h>
|
|
|
|
#define readb(addr) *(volatile u_char *)(addr)
|
|
#define readl(addr) *(volatile u_long *)(addr)
|
|
#define writeb(d,addr) *(volatile u_char *)(addr) = (d)
|
|
|
|
#define SC3_NAND_ALE 29 /* GPIO PIN 3 */
|
|
#define SC3_NAND_CLE 30 /* GPIO PIN 2 */
|
|
#define SC3_NAND_CE 27 /* GPIO PIN 5 */
|
|
|
|
static void *sc3_io_base;
|
|
static void *sc3_control_base = (void *)0xEF600700;
|
|
|
|
static void sc3_nand_hwcontrol(struct mtd_info *mtd, int cmd)
|
|
{
|
|
switch (cmd) {
|
|
case NAND_CTL_SETCLE:
|
|
set_bit (SC3_NAND_CLE, sc3_control_base);
|
|
break;
|
|
case NAND_CTL_CLRCLE:
|
|
clear_bit (SC3_NAND_CLE, sc3_control_base);
|
|
break;
|
|
|
|
case NAND_CTL_SETALE:
|
|
set_bit (SC3_NAND_ALE, sc3_control_base);
|
|
break;
|
|
case NAND_CTL_CLRALE:
|
|
clear_bit (SC3_NAND_ALE, sc3_control_base);
|
|
break;
|
|
|
|
case NAND_CTL_SETNCE:
|
|
set_bit (SC3_NAND_CE, sc3_control_base);
|
|
break;
|
|
case NAND_CTL_CLRNCE:
|
|
clear_bit (SC3_NAND_CE, sc3_control_base);
|
|
break;
|
|
}
|
|
}
|
|
|
|
static int sc3_nand_dev_ready(struct mtd_info *mtd)
|
|
{
|
|
if (!(readl(sc3_control_base + 0x1C) & 0x4000))
|
|
return 0;
|
|
return 1;
|
|
}
|
|
|
|
static void sc3_select_chip(struct mtd_info *mtd, int chip)
|
|
{
|
|
clear_bit (SC3_NAND_CE, sc3_control_base);
|
|
}
|
|
|
|
int board_nand_init(struct nand_chip *nand)
|
|
{
|
|
nand->eccmode = NAND_ECC_SOFT;
|
|
|
|
sc3_io_base = (void *) CFG_NAND_BASE;
|
|
/* Set address of NAND IO lines (Using Linear Data Access Region) */
|
|
nand->IO_ADDR_R = (void __iomem *) sc3_io_base;
|
|
nand->IO_ADDR_W = (void __iomem *) sc3_io_base;
|
|
/* Reference hardware control function */
|
|
nand->hwcontrol = sc3_nand_hwcontrol;
|
|
nand->dev_ready = sc3_nand_dev_ready;
|
|
nand->select_chip = sc3_select_chip;
|
|
return 0;
|
|
}
|
|
#endif
|