mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-06 21:24:29 +00:00
83d290c56f
When U-Boot started using SPDX tags we were among the early adopters and there weren't a lot of other examples to borrow from. So we picked the area of the file that usually had a full license text and replaced it with an appropriate SPDX-License-Identifier: entry. Since then, the Linux Kernel has adopted SPDX tags and they place it as the very first line in a file (except where shebangs are used, then it's second line) and with slightly different comment styles than us. In part due to community overlap, in part due to better tag visibility and in part for other minor reasons, switch over to that style. This commit changes all instances where we have a single declared license in the tag as both the before and after are identical in tag contents. There's also a few places where I found we did not have a tag and have introduced one. Signed-off-by: Tom Rini <trini@konsulko.com>
59 lines
2.6 KiB
C
59 lines
2.6 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* (C) Copyright 2008 Stefan Roese <sr@denx.de>, DENX Software Engineering
|
|
*
|
|
* Copyright (C) 2006 Micronas GmbH
|
|
*/
|
|
|
|
/*
|
|
* Premium & Platinum register addresses/definitions seem to be
|
|
* identical, so we only need to use one file for both platforms.
|
|
*/
|
|
|
|
#ifndef _REG_FWSRAM_H_
|
|
#define _REG_FWSRAM_H_
|
|
|
|
#define FWSRAM_BASE 0x00030000
|
|
|
|
/* Relative offsets of the register adresses */
|
|
|
|
#define FWSRAM_SR_ADDR_OFFSET_OFFS 0x00002000
|
|
#define FWSRAM_SR_ADDR_OFFSET(base) ((base) + FWSRAM_SR_ADDR_OFFSET_OFFS)
|
|
#define FWSRAM_TOP_BOOT_LOG_OFFS 0x00002004
|
|
#define FWSRAM_TOP_BOOT_LOG(base) ((base) + FWSRAM_TOP_BOOT_LOG_OFFS)
|
|
#define FWSRAM_TOP_ROM_KBIST_OFFS 0x00002008
|
|
#define FWSRAM_TOP_ROM_KBIST(base) ((base) + FWSRAM_TOP_ROM_KBIST_OFFS)
|
|
#define FWSRAM_TOP_CID1_H_OFFS 0x0000200C
|
|
#define FWSRAM_TOP_CID1_H(base) ((base) + FWSRAM_TOP_CID1_H_OFFS)
|
|
#define FWSRAM_TOP_CID1_L_OFFS 0x00002010
|
|
#define FWSRAM_TOP_CID1_L(base) ((base) + FWSRAM_TOP_CID1_L_OFFS)
|
|
#define FWSRAM_TOP_CID2_H_OFFS 0x00002014
|
|
#define FWSRAM_TOP_CID2_H(base) ((base) + FWSRAM_TOP_CID2_H_OFFS)
|
|
#define FWSRAM_TOP_CID2_L_OFFS 0x00002018
|
|
#define FWSRAM_TOP_CID2_L(base) ((base) + FWSRAM_TOP_CID2_L_OFFS)
|
|
#define FWSRAM_TOP_TDO_CFG_OFFS 0x0000203C
|
|
#define FWSRAM_TOP_TDO_CFG(base) ((base) + FWSRAM_TOP_TDO_CFG_OFFS)
|
|
#define FWSRAM_TOP_GPIO2_0_CFG_OFFS 0x00002040
|
|
#define FWSRAM_TOP_GPIO2_0_CFG(base) ((base) + FWSRAM_TOP_GPIO2_0_CFG_OFFS)
|
|
#define FWSRAM_TOP_GPIO2_1_CFG_OFFS 0x00002044
|
|
#define FWSRAM_TOP_GPIO2_1_CFG(base) ((base) + FWSRAM_TOP_GPIO2_1_CFG_OFFS)
|
|
#define FWSRAM_TOP_GPIO2_2_CFG_OFFS 0x00002048
|
|
#define FWSRAM_TOP_GPIO2_2_CFG(base) ((base) + FWSRAM_TOP_GPIO2_2_CFG_OFFS)
|
|
#define FWSRAM_TOP_GPIO2_3_CFG_OFFS 0x0000204C
|
|
#define FWSRAM_TOP_GPIO2_3_CFG(base) ((base) + FWSRAM_TOP_GPIO2_3_CFG_OFFS)
|
|
#define FWSRAM_TOP_GPIO2_4_CFG_OFFS 0x00002050
|
|
#define FWSRAM_TOP_GPIO2_4_CFG(base) ((base) + FWSRAM_TOP_GPIO2_4_CFG_OFFS)
|
|
#define FWSRAM_TOP_GPIO2_5_CFG_OFFS 0x00002054
|
|
#define FWSRAM_TOP_GPIO2_5_CFG(base) ((base) + FWSRAM_TOP_GPIO2_5_CFG_OFFS)
|
|
#define FWSRAM_TOP_GPIO2_6_CFG_OFFS 0x00002058
|
|
#define FWSRAM_TOP_GPIO2_6_CFG(base) ((base) + FWSRAM_TOP_GPIO2_6_CFG_OFFS)
|
|
#define FWSRAM_TOP_GPIO2_7_CFG_OFFS 0x0000205C
|
|
#define FWSRAM_TOP_GPIO2_7_CFG(base) ((base) + FWSRAM_TOP_GPIO2_7_CFG_OFFS)
|
|
#define FWSRAM_TOP_SCL_CFG_OFFS 0x00002060
|
|
#define FWSRAM_TOP_SCL_CFG(base) ((base) + FWSRAM_TOP_SCL_CFG_OFFS)
|
|
#define FWSRAM_TOP_SDA_CFG_OFFS 0x00002064
|
|
#define FWSRAM_TOP_SDA_CFG(base) ((base) + FWSRAM_TOP_SDA_CFG_OFFS)
|
|
#define FWSRAM_NO_MCM_FLASH_OFFS 0x00002068
|
|
#define FWSRAM_NO_MCM_FLASH(base) ((base) + FWSRAM_NO_MCM_FLASH_OFFS)
|
|
|
|
#endif
|