mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-13 23:02:59 +00:00
32c9dfcc56
USB host interface is not working on some Apalis Toradex carrier boards with Apalis iMX8 SoM. This is due to USBH_EN pin, which powers USB peripherals, having a strong pull-down on some boards, and a weak pull-down on the others. This USBH_EN pin is left unconfigured, which means it is in its default state at cold boot: input with a strong pull-up. As a result, carrier boards with a weak pull-down have this signal high enough to trigger power delivery to USB peripherals, and opposite - boards with strong pull-down on USBH_EN have this signal below the threshold needed to trigger USB power delivery. This change configures the USBH_EN pin as gpio hog, fixing this issue for all Apalis carrier boards regardless of pull-down resistor value. Also, update apalis-imx8_defconfig via savedefconfig. Signed-off-by: Andrejs Cainikovs <andrejs.cainikovs@toradex.com> Reviewed-by: Fabio Estevam <festevam@gmail.com>
142 lines
1.3 KiB
Text
142 lines
1.3 KiB
Text
// SPDX-License-Identifier: GPL-2.0+ OR X11
|
|
/*
|
|
* Copyright 2019 Toradex AG
|
|
*/
|
|
|
|
&mu {
|
|
bootph-some-ram;
|
|
};
|
|
|
|
&clk {
|
|
bootph-some-ram;
|
|
};
|
|
|
|
&iomuxc {
|
|
bootph-some-ram;
|
|
};
|
|
|
|
&pd_lsio {
|
|
bootph-some-ram;
|
|
};
|
|
|
|
&pd_lsio_gpio0 {
|
|
bootph-some-ram;
|
|
};
|
|
|
|
&pd_lsio_gpio1 {
|
|
bootph-some-ram;
|
|
};
|
|
|
|
&pd_lsio_gpio2 {
|
|
bootph-some-ram;
|
|
};
|
|
|
|
&pd_lsio_gpio3 {
|
|
bootph-some-ram;
|
|
};
|
|
|
|
&pd_lsio_gpio4 {
|
|
bootph-some-ram;
|
|
};
|
|
|
|
&pd_lsio_gpio5 {
|
|
bootph-some-ram;
|
|
};
|
|
|
|
&pd_lsio_gpio6 {
|
|
bootph-some-ram;
|
|
};
|
|
|
|
&pd_lsio_gpio7 {
|
|
bootph-some-ram;
|
|
};
|
|
|
|
&pd_dma {
|
|
bootph-some-ram;
|
|
};
|
|
|
|
&pd_dma_lpuart1 {
|
|
bootph-some-ram;
|
|
};
|
|
|
|
&pd_conn {
|
|
bootph-some-ram;
|
|
};
|
|
|
|
&pd_conn_sdch0 {
|
|
bootph-some-ram;
|
|
};
|
|
|
|
&pd_conn_sdch1 {
|
|
bootph-some-ram;
|
|
};
|
|
|
|
&pd_conn_sdch2 {
|
|
bootph-some-ram;
|
|
};
|
|
|
|
&gpio0 {
|
|
bootph-some-ram;
|
|
};
|
|
|
|
&gpio1 {
|
|
bootph-some-ram;
|
|
};
|
|
|
|
&gpio2 {
|
|
bootph-some-ram;
|
|
};
|
|
|
|
&gpio3 {
|
|
bootph-some-ram;
|
|
};
|
|
|
|
&gpio4 {
|
|
bootph-some-ram;
|
|
|
|
usbh_en {
|
|
gpio-hog;
|
|
gpios = <4 GPIO_ACTIVE_HIGH>;
|
|
output-high;
|
|
};
|
|
};
|
|
|
|
&gpio5 {
|
|
bootph-some-ram;
|
|
};
|
|
|
|
&gpio6 {
|
|
bootph-some-ram;
|
|
};
|
|
|
|
&gpio7 {
|
|
bootph-some-ram;
|
|
};
|
|
|
|
&lpuart0 {
|
|
bootph-some-ram;
|
|
};
|
|
|
|
&lpuart1 {
|
|
bootph-some-ram;
|
|
};
|
|
|
|
&lpuart2 {
|
|
bootph-some-ram;
|
|
};
|
|
|
|
&lpuart3 {
|
|
bootph-some-ram;
|
|
};
|
|
|
|
&usdhc1 {
|
|
bootph-some-ram;
|
|
};
|
|
|
|
&usdhc2 {
|
|
bootph-some-ram;
|
|
};
|
|
|
|
&usdhc3 {
|
|
bootph-some-ram;
|
|
};
|