mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-12 22:33:18 +00:00
1a4596601f
Signed-off-by: Wolfgang Denk <wd@denx.de> [trini: Fixup common/cmd_io.c] Signed-off-by: Tom Rini <trini@ti.com>
110 lines
2.7 KiB
C
110 lines
2.7 KiB
C
/*
|
|
* (C) Copyright 2000-2002
|
|
* Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
|
*
|
|
* (C) Copyright 2002 (440 port)
|
|
* Scott McNutt, Artesyn Communication Producs, smcnutt@artsyncp.com
|
|
*
|
|
* (C) Copyright 2003 Motorola Inc. (MPC85xx port)
|
|
* Xianghua Xiao (X.Xiao@motorola.com)
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <watchdog.h>
|
|
#include <command.h>
|
|
#include <asm/processor.h>
|
|
#include <asm/io.h>
|
|
#ifdef CONFIG_POST
|
|
#include <post.h>
|
|
#endif
|
|
|
|
int interrupt_init_cpu(unsigned int *decrementer_count)
|
|
{
|
|
ccsr_pic_t __iomem *pic = (void *)CONFIG_SYS_MPC8xxx_PIC_ADDR;
|
|
|
|
#ifdef CONFIG_POST
|
|
/*
|
|
* The POST word is stored in the PIC's TFRR register which gets
|
|
* cleared when the PIC is reset. Save it off so we can restore it
|
|
* later.
|
|
*/
|
|
ulong post_word = post_word_load();
|
|
#endif
|
|
|
|
out_be32(&pic->gcr, MPC85xx_PICGCR_RST);
|
|
while (in_be32(&pic->gcr) & MPC85xx_PICGCR_RST)
|
|
;
|
|
out_be32(&pic->gcr, MPC85xx_PICGCR_M);
|
|
in_be32(&pic->gcr);
|
|
|
|
*decrementer_count = get_tbclk() / CONFIG_SYS_HZ;
|
|
|
|
/* PIE is same as DIE, dec interrupt enable */
|
|
mtspr(SPRN_TCR, TCR_PIE);
|
|
|
|
#ifdef CONFIG_INTERRUPTS
|
|
pic->iivpr1 = 0x810001; /* 50220 enable ecm interrupts */
|
|
debug("iivpr1@%x = %x\n", (uint)&pic->iivpr1, pic->iivpr1);
|
|
|
|
pic->iivpr2 = 0x810002; /* 50240 enable ddr interrupts */
|
|
debug("iivpr2@%x = %x\n", (uint)&pic->iivpr2, pic->iivpr2);
|
|
|
|
pic->iivpr3 = 0x810003; /* 50260 enable lbc interrupts */
|
|
debug("iivpr3@%x = %x\n", (uint)&pic->iivpr3, pic->iivpr3);
|
|
|
|
#ifdef CONFIG_PCI1
|
|
pic->iivpr8 = 0x810008; /* enable pci1 interrupts */
|
|
debug("iivpr8@%x = %x\n", (uint)&pic->iivpr8, pic->iivpr8);
|
|
#endif
|
|
#if defined(CONFIG_PCI2) || defined(CONFIG_PCIE2)
|
|
pic->iivpr9 = 0x810009; /* enable pci1 interrupts */
|
|
debug("iivpr9@%x = %x\n", (uint)&pic->iivpr9, pic->iivpr9);
|
|
#endif
|
|
#ifdef CONFIG_PCIE1
|
|
pic->iivpr10 = 0x81000a; /* enable pcie1 interrupts */
|
|
debug("iivpr10@%x = %x\n", (uint)&pic->iivpr10, pic->iivpr10);
|
|
#endif
|
|
#ifdef CONFIG_PCIE3
|
|
pic->iivpr11 = 0x81000b; /* enable pcie3 interrupts */
|
|
debug("iivpr11@%x = %x\n", (uint)&pic->iivpr11, pic->iivpr11);
|
|
#endif
|
|
|
|
pic->ctpr=0; /* 40080 clear current task priority register */
|
|
#endif
|
|
|
|
#ifdef CONFIG_POST
|
|
post_word_store(post_word);
|
|
#endif
|
|
|
|
return (0);
|
|
}
|
|
|
|
/* Install and free a interrupt handler. Not implemented yet. */
|
|
|
|
void
|
|
irq_install_handler(int vec, interrupt_handler_t *handler, void *arg)
|
|
{
|
|
return;
|
|
}
|
|
|
|
void
|
|
irq_free_handler(int vec)
|
|
{
|
|
return;
|
|
}
|
|
|
|
void timer_interrupt_cpu(struct pt_regs *regs)
|
|
{
|
|
/* PIS is same as DIS, dec interrupt status */
|
|
mtspr(SPRN_TSR, TSR_PIS);
|
|
}
|
|
|
|
#if defined(CONFIG_CMD_IRQ)
|
|
/* irqinfo - print information about PCI devices,not implemented. */
|
|
int do_irqinfo(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[])
|
|
{
|
|
return 0;
|
|
}
|
|
#endif
|