mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-17 18:28:55 +00:00
e83da8e880
The Gen2 TMU is fed with fixed 32.5 MHz signal from CP . This is then divided by 4 in TMU. Fix the timer clock setting in Gen2. Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com>
65 lines
1.6 KiB
C
65 lines
1.6 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* include/configs/rcar-gen2-common.h
|
|
*
|
|
* Copyright (C) 2013,2014 Renesas Electronics Corporation
|
|
*/
|
|
|
|
#ifndef __RCAR_GEN2_COMMON_H
|
|
#define __RCAR_GEN2_COMMON_H
|
|
|
|
#include <asm/arch/rmobile.h>
|
|
|
|
#define CONFIG_CMDLINE_TAG
|
|
#define CONFIG_SETUP_MEMORY_TAGS
|
|
#define CONFIG_INITRD_TAG
|
|
|
|
#ifdef CONFIG_SPL
|
|
#define CONFIG_SPL_TARGET "spl/u-boot-spl.srec"
|
|
#endif
|
|
|
|
#undef CONFIG_SHOW_BOOT_PROGRESS
|
|
|
|
#define CONFIG_ARCH_CPU_INIT
|
|
|
|
#ifndef CONFIG_PINCTRL_PFC
|
|
#define CONFIG_SH_GPIO_PFC
|
|
#endif
|
|
|
|
/* console */
|
|
#define CONFIG_SYS_PBSIZE 256
|
|
#define CONFIG_SYS_BAUDRATE_TABLE { 38400, 115200 }
|
|
|
|
#define CONFIG_SYS_SDRAM_BASE (RCAR_GEN2_SDRAM_BASE)
|
|
#define CONFIG_SYS_SDRAM_SIZE (RCAR_GEN2_UBOOT_SDRAM_SIZE)
|
|
#define CONFIG_SYS_LOAD_ADDR 0x50000000
|
|
#define CONFIG_LOADADDR CONFIG_SYS_LOAD_ADDR
|
|
|
|
#define CONFIG_SYS_MONITOR_BASE 0x00000000
|
|
#define CONFIG_SYS_MONITOR_LEN (256 * 1024)
|
|
#define CONFIG_SYS_MALLOC_LEN (1 * 1024 * 1024)
|
|
#define CONFIG_SYS_BOOTMAPSZ (8 * 1024 * 1024)
|
|
|
|
/* ENV setting */
|
|
#define CONFIG_ENV_ADDR 0xC0000
|
|
|
|
/* Common ENV setting */
|
|
#define CONFIG_ENV_OVERWRITE
|
|
#define CONFIG_ENV_SECT_SIZE (256 * 1024)
|
|
#define CONFIG_ENV_OFFSET (CONFIG_ENV_ADDR)
|
|
#define CONFIG_ENV_SIZE (CONFIG_ENV_SECT_SIZE)
|
|
#define CONFIG_ENV_SIZE_REDUND (CONFIG_SYS_MONITOR_LEN)
|
|
|
|
/* SF MTD */
|
|
#if defined(CONFIG_SPI_FLASH_MTD) && !defined(CONFIG_SPL_BUILD)
|
|
#else
|
|
#undef CONFIG_SPI_FLASH_MTD
|
|
#endif
|
|
|
|
/* Timer */
|
|
#define CONFIG_TMU_TIMER
|
|
#define CONFIG_SYS_TIMER_COUNTS_DOWN
|
|
#define CONFIG_SYS_TIMER_COUNTER (TMU_BASE + 0xc) /* TCNT0 */
|
|
#define CONFIG_SYS_TIMER_RATE (32500000 / 4) /* CP/4 */
|
|
|
|
#endif /* __RCAR_GEN2_COMMON_H */
|