u-boot/drivers/mtd/nand
Reto Schneider 783a15b351 mtd: nand: spi: Support GigaDevice GD5F1GQ5UExxG
The relevant changes to the already existing GD5F1GQ4UExxG support has
been determined by consulting the GigaDevice product change notice
AN-0392-10, version 1.0 from November 30, 2020.

As the overlaps are huge, variable names have been generalized
accordingly.

Apart form the lowered ECC strength (4 instead of 8 bits per 512 bytes),
the new device ID, and the extra quad IO dummy byte, no changes had to
be taken into account.

New hardware features are not supported, namely:
 - Power on reset
 - Unique ID
 - Double transfer rate (DTR)
 - Parameter page
 - Random data quad IO

The inverted semantic of the "driver strength" register bits, defaulting
to 100% instead of 50% for the Q5 devices, got ignored as the driver has
never touched them anyway.

The no longer supported "read from cache during block erase"
functionality is not reflected as the current SPI NAND core does not
support it anyway.

Implementation has been tested on MediaTek MT7688 based GARDENA smart
Gateways using both, GigaDevice GD5F1GQ5UEYIG and GD5F1GQ4UBYIG.

Signed-off-by: Reto Schneider <reto.schneider@husqvarnagroup.com>
Reviewed-by: Stefan Roese <sr@denx.de>
Acked-by: Jagan Teki <jagan@amarulasolutions.com>
2021-02-26 16:01:37 +05:30
..
raw mtd: rawnand: cortina_nand: missing initialization 2021-02-24 16:51:49 -05:00
spi mtd: nand: spi: Support GigaDevice GD5F1GQ5UExxG 2021-02-26 16:01:37 +05:30
bbt.c Fix corner case in bad block table handling. 2020-08-04 23:30:02 -04:00
core.c mtd: spinand: enable erasing of bad mtd blocks 2020-12-18 16:16:36 +05:30
Kconfig mtd: nand: Add core infrastructure to support SPI NANDs 2018-09-20 20:10:49 +05:30
Makefile mtd: Makefile: deep cleanup 2019-12-04 17:10:51 -05:00