mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-19 11:18:28 +00:00
6f0b7caa67
SMDK5420 has a new Security Management Unit added for dwmmc driver, hence, configuring the control registers to support booting via eMMC. Signed-off-by: Alim Akhtar <alim.akhtar@samsung.com> Signed-off-by: Rajeshwari Shinde <rajeshwari.s@samsung.com> Acked-by: Simon Glass <sjg@chromium.org> Acked-by: Jaehoon Chung <jh80.chung@samsung.com> Acked-by: Pantelis Antoniou <panto@antoniou-consulting.com>
33 lines
949 B
C
33 lines
949 B
C
/*
|
|
* (C) Copyright 2012 SAMSUNG Electronics
|
|
* Jaehoon Chung <jh80.chung@samsung.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#define DWMCI_CLKSEL 0x09C
|
|
#define DWMCI_SHIFT_0 0x0
|
|
#define DWMCI_SHIFT_1 0x1
|
|
#define DWMCI_SHIFT_2 0x2
|
|
#define DWMCI_SHIFT_3 0x3
|
|
#define DWMCI_SET_SAMPLE_CLK(x) (x)
|
|
#define DWMCI_SET_DRV_CLK(x) ((x) << 16)
|
|
#define DWMCI_SET_DIV_RATIO(x) ((x) << 24)
|
|
|
|
#define EMMCP_MPSBEGIN0 0x1200
|
|
#define EMMCP_SEND0 0x1204
|
|
#define EMMCP_CTRL0 0x120C
|
|
|
|
#define MPSCTRL_SECURE_READ_BIT (0x1<<7)
|
|
#define MPSCTRL_SECURE_WRITE_BIT (0x1<<6)
|
|
#define MPSCTRL_NON_SECURE_READ_BIT (0x1<<5)
|
|
#define MPSCTRL_NON_SECURE_WRITE_BIT (0x1<<4)
|
|
#define MPSCTRL_USE_FUSE_KEY (0x1<<3)
|
|
#define MPSCTRL_ECB_MODE (0x1<<2)
|
|
#define MPSCTRL_ENCRYPTION (0x1<<1)
|
|
#define MPSCTRL_VALID (0x1<<0)
|
|
|
|
#ifdef CONFIG_OF_CONTROL
|
|
int exynos_dwmmc_init(const void *blob);
|
|
#endif
|
|
int exynos_dwmci_add_port(int index, u32 regbase, int bus_width, u32 clksel);
|