mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-17 10:18:38 +00:00
15d086ded9
Device tree include file p2020-post.dtsi should be included after the board device tree file and overrides settings of the board. So it should not disable some node as board cannot enable it via normal way (it has to enable it after inclusion of p2020-post.dtsi file). Fix it by removal of explicit disable in p2020-post.dtsi file and then remove explicit post-post enable in all P2020 board device tree files. Currently no P2020 board has spi@7000 node disabled. Signed-off-by: Pali Rohár <pali@kernel.org> Reviewed-by: Priyanka Jain <priyanka.jain@nxp.com>
59 lines
1.3 KiB
Text
59 lines
1.3 KiB
Text
// SPDX-License-Identifier: GPL-2.0+ OR X11
|
|
/*
|
|
* P2020RDB-PC Device Tree Source
|
|
*
|
|
* Copyright 2013 - 2015 Freescale Semiconductor Inc.
|
|
* Copyright 2019 NXP
|
|
*/
|
|
|
|
/include/ "p2020.dtsi"
|
|
|
|
/ {
|
|
model = "fsl,P2020RDB-PC";
|
|
compatible = "fsl,P2020RDB-PC";
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
interrupt-parent = <&mpic>;
|
|
|
|
lbc: localbus@ffe05000 {
|
|
reg = <0 0xffe05000 0 0x1000>;
|
|
};
|
|
|
|
soc: soc@ffe00000 {
|
|
ranges = <0x0 0x0 0xffe00000 0x100000>;
|
|
};
|
|
|
|
pci2: pcie@ffe08000 {
|
|
reg = <0x0 0xffe08000 0x0 0x1000>; /* registers */
|
|
status = "disabled";
|
|
};
|
|
|
|
pci1: pcie@ffe09000 {
|
|
reg = <0x0 0xffe09000 0x0 0x1000>; /* registers */
|
|
ranges = <0x01000000 0x0 0x00000000 0x0 0xffc10000 0x0 0x00010000 /* downstream I/O */
|
|
0x02000000 0x0 0xa0000000 0x0 0xa0000000 0x0 0x20000000>; /* non-prefetchable memory */
|
|
};
|
|
|
|
pci0: pcie@ffe0a000 {
|
|
reg = <0x0 0xffe0a000 0x0 0x1000>; /* registers */
|
|
ranges = <0x01000000 0x0 0x00000000 0x0 0xffc00000 0x0 0x00010000 /* downstream I/O */
|
|
0x02000000 0x0 0x80000000 0x0 0x80000000 0x0 0x20000000>; /* non-prefetchable memory */
|
|
};
|
|
|
|
aliases {
|
|
spi0 = &espi0;
|
|
};
|
|
};
|
|
|
|
/include/ "p2020rdb-pc.dtsi"
|
|
/include/ "p2020-post.dtsi"
|
|
|
|
&espi0 {
|
|
flash@0 {
|
|
compatible = "jedec,spi-nor";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
reg = <0>;
|
|
spi-max-frequency = <10000000>; /* input clock */
|
|
};
|
|
};
|