mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-02 01:19:49 +00:00
4108508a96
Erratum A-003474: Internal DDR calibration circuit is not supported Impact: Experience shows no significant benefit to device operation with auto-calibration enabled versus it disabled. To ensure consistent timing results, Freescale recommends this feature be disabled in future customer products. There should be no impact to parts that are already operating in the field. Workaround: Prior to setting DDR_SDRAM_CFG[MEM_EN]=1, do the following: 1. Write a value of 0x0000_0015 to the register at offset CCSRBAR + DDR OFFSET + 0xf30 2. Write a value of 0x2400_0000 to the register at offset CCSRBAR + DDR OFFSET + 0xf54 Signed-off-by: York Sun <yorksun@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
123 lines
3.9 KiB
C
123 lines
3.9 KiB
C
/*
|
|
* Copyright 2010-2011 Freescale Semiconductor, Inc.
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <command.h>
|
|
#include <linux/compiler.h>
|
|
#include <asm/processor.h>
|
|
|
|
static int do_errata(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[])
|
|
{
|
|
__maybe_unused u32 svr = get_svr();
|
|
|
|
#if defined(CONFIG_FSL_SATA_V2) && defined(CONFIG_FSL_SATA_ERRATUM_A001)
|
|
if (IS_SVR_REV(svr, 1, 0)) {
|
|
switch (SVR_SOC_VER(svr)) {
|
|
case SVR_P1013:
|
|
case SVR_P1013_E:
|
|
case SVR_P1022:
|
|
case SVR_P1022_E:
|
|
puts("Work-around for Erratum SATA A001 enabled\n");
|
|
}
|
|
}
|
|
#endif
|
|
|
|
#if defined(CONFIG_SYS_P4080_ERRATUM_SERDES8)
|
|
puts("Work-around for Erratum SERDES8 enabled\n");
|
|
#endif
|
|
#if defined(CONFIG_SYS_P4080_ERRATUM_SERDES9)
|
|
puts("Work-around for Erratum SERDES9 enabled\n");
|
|
#endif
|
|
#if defined(CONFIG_SYS_P4080_ERRATUM_SERDES_A005)
|
|
puts("Work-around for Erratum SERDES-A005 enabled\n");
|
|
#endif
|
|
#if defined(CONFIG_SYS_P4080_ERRATUM_CPU22)
|
|
puts("Work-around for Erratum CPU22 enabled\n");
|
|
#endif
|
|
#if defined(CONFIG_SYS_FSL_ERRATUM_CPU_A003999)
|
|
puts("Work-around for Erratum CPU-A003999 enabled\n");
|
|
#endif
|
|
#if defined(CONFIG_SYS_FSL_ERRATUM_DDR_A003474)
|
|
puts("Work-around for Erratum DDR-A003473 enabled\n");
|
|
#endif
|
|
#if defined(CONFIG_SYS_FSL_ERRATUM_DDR_MSYNC_IN)
|
|
puts("Work-around for DDR MSYNC_IN Erratum enabled\n");
|
|
#endif
|
|
#if defined(CONFIG_SYS_FSL_ERRATUM_ESDHC111)
|
|
puts("Work-around for Erratum ESDHC111 enabled\n");
|
|
#endif
|
|
#if defined(CONFIG_SYS_FSL_ERRATUM_ESDHC135)
|
|
puts("Work-around for Erratum ESDHC135 enabled\n");
|
|
#endif
|
|
#if defined(CONFIG_SYS_FSL_ERRATUM_ESDHC136)
|
|
puts("Work-around for Erratum ESDHC136 enabled\n");
|
|
#endif
|
|
#if defined(CONFIG_SYS_FSL_ERRATUM_ESDHC_A001)
|
|
puts("Work-around for Erratum ESDHC-A001 enabled\n");
|
|
#endif
|
|
#ifdef CONFIG_SYS_FSL_ERRATUM_CPC_A002
|
|
puts("Work-around for Erratum CPC-A002 enabled\n");
|
|
#endif
|
|
#ifdef CONFIG_SYS_FSL_ERRATUM_CPC_A003
|
|
puts("Work-around for Erratum CPC-A003 enabled\n");
|
|
#endif
|
|
#ifdef CONFIG_SYS_FSL_ERRATUM_ELBC_A001
|
|
puts("Work-around for Erratum ELBC-A001 enabled\n");
|
|
#endif
|
|
#ifdef CONFIG_SYS_FSL_ERRATUM_DDR_A003
|
|
puts("Work-around for Erratum DDR-A003 enabled\n");
|
|
#endif
|
|
#ifdef CONFIG_SYS_FSL_ERRATUM_DDR_115
|
|
puts("Work-around for Erratum DDR115 enabled\n");
|
|
#endif
|
|
#ifdef CONFIG_SYS_FSL_ERRATUM_DDR111_DDR134
|
|
puts("Work-around for Erratum DDR111 enabled\n");
|
|
puts("Work-around for Erratum DDR134 enabled\n");
|
|
#endif
|
|
#ifdef CONFIG_SYS_FSL_ERRATUM_IFC_A002769
|
|
puts("Work-around for Erratum IFC-A002769 enabled\n");
|
|
#endif
|
|
#ifdef CONFIG_SYS_FSL_ERRATUM_P1010_A003549
|
|
puts("Work-around for Erratum P1010-A003549 enabled\n");
|
|
#endif
|
|
#ifdef CONFIG_SYS_FSL_ERRATUM_IFC_A003399
|
|
puts("Work-around for Erratum IFC A-003399 enabled\n");
|
|
#endif
|
|
#ifdef CONFIG_SYS_FSL_ERRATUM_NMG_DDR120
|
|
if ((SVR_MAJ(svr) == 1) || IS_SVR_REV(svr, 2, 0))
|
|
puts("Work-around for Erratum NMG DDR120 enabled\n");
|
|
#endif
|
|
#ifdef CONFIG_SYS_FSL_ERRATUM_NMG_LBC103
|
|
puts("Work-around for Erratum NMG_LBC103 enabled\n");
|
|
#endif
|
|
#ifdef CONFIG_SYS_FSL_ERRATUM_NMG_ETSEC129
|
|
if ((SVR_MAJ(svr) == 1) || IS_SVR_REV(svr, 2, 0))
|
|
puts("Work-around for Erratum NMG ETSEC129 enabled\n");
|
|
#endif
|
|
return 0;
|
|
}
|
|
|
|
U_BOOT_CMD(
|
|
errata, 1, 0, do_errata,
|
|
"Report errata workarounds",
|
|
""
|
|
);
|