mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-04 18:41:03 +00:00
acbb871af5
Adds support for both DSI outputs found on Tegra. Only very minimal functionality is implemented, so advanced features like ganged mode won't work. Driver is heavily based on mainline Tegra DSI and re-uses much of its features. Only T30 is supported for now but T20 support can be added if any supported devices will be found. Driver is wrapped as panel driver since Tegra DC driver supports only panel drivers calls. Tested-by: Andreas Westman Dorcsak <hedmoo@yahoo.com> # ASUS TF600T T30 Tested-by: Svyatoslav Ryhel <clamor95@gmail.com> # HTC One X T30 Signed-off-by: Svyatoslav Ryhel <clamor95@gmail.com>
48 lines
1.1 KiB
C
48 lines
1.1 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/*
|
|
* Copyright (C) 2013 NVIDIA Corporation
|
|
*/
|
|
|
|
#ifndef DRM_TEGRA_MIPI_PHY_H
|
|
#define DRM_TEGRA_MIPI_PHY_H
|
|
|
|
/*
|
|
* D-PHY timing parameters
|
|
*
|
|
* A detailed description of these parameters can be found in the MIPI
|
|
* Alliance Specification for D-PHY, Section 5.9 "Global Operation Timing
|
|
* Parameters".
|
|
*
|
|
* All parameters are specified in nanoseconds.
|
|
*/
|
|
struct mipi_dphy_timing {
|
|
unsigned int clkmiss;
|
|
unsigned int clkpost;
|
|
unsigned int clkpre;
|
|
unsigned int clkprepare;
|
|
unsigned int clksettle;
|
|
unsigned int clktermen;
|
|
unsigned int clktrail;
|
|
unsigned int clkzero;
|
|
unsigned int dtermen;
|
|
unsigned int eot;
|
|
unsigned int hsexit;
|
|
unsigned int hsprepare;
|
|
unsigned int hszero;
|
|
unsigned int hssettle;
|
|
unsigned int hsskip;
|
|
unsigned int hstrail;
|
|
unsigned int init;
|
|
unsigned int lpx;
|
|
unsigned int taget;
|
|
unsigned int tago;
|
|
unsigned int tasure;
|
|
unsigned int wakeup;
|
|
};
|
|
|
|
int mipi_dphy_timing_get_default(struct mipi_dphy_timing *timing,
|
|
unsigned long period);
|
|
int mipi_dphy_timing_validate(struct mipi_dphy_timing *timing,
|
|
unsigned long period);
|
|
|
|
#endif
|