mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-06 13:14:27 +00:00
fd1f6e9a0b
When debugging, it can be helpful to see more information about an unhandled exception. This patch adds an option to view the registers at the time of the trap, similar to the linux output on a kernel panic. Signed-off-by: Sean Anderson <seanga2@gmail.com> Reviewed-by: Rick Chen <rick@andestech.com> Reviewed-by: Bin Meng <bmeng.cn@gmail.com> Tested-by: Bin Meng <bmeng.cn@gmail.com>
104 lines
2.6 KiB
ArmAsm
104 lines
2.6 KiB
ArmAsm
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* M-mode Trap Handler Code for RISC-V Core
|
|
*
|
|
* Copyright (c) 2017 Microsemi Corporation.
|
|
* Copyright (c) 2017 Padmarao Begari <Padmarao.Begari@microsemi.com>
|
|
*
|
|
* Copyright (C) 2017 Andes Technology Corporation
|
|
* Rick Chen, Andes Technology Corporation <rick@andestech.com>
|
|
*
|
|
* Copyright (C) 2018, Bin Meng <bmeng.cn@gmail.com>
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/encoding.h>
|
|
|
|
#ifdef CONFIG_32BIT
|
|
#define LREG lw
|
|
#define SREG sw
|
|
#define REGBYTES 4
|
|
#else
|
|
#define LREG ld
|
|
#define SREG sd
|
|
#define REGBYTES 8
|
|
#endif
|
|
|
|
.text
|
|
|
|
/* trap entry */
|
|
.align 2
|
|
.global trap_entry
|
|
trap_entry:
|
|
addi sp, sp, -32 * REGBYTES
|
|
SREG x1, 1 * REGBYTES(sp)
|
|
SREG x2, 2 * REGBYTES(sp)
|
|
SREG x3, 3 * REGBYTES(sp)
|
|
SREG x4, 4 * REGBYTES(sp)
|
|
SREG x5, 5 * REGBYTES(sp)
|
|
SREG x6, 6 * REGBYTES(sp)
|
|
SREG x7, 7 * REGBYTES(sp)
|
|
SREG x8, 8 * REGBYTES(sp)
|
|
SREG x9, 9 * REGBYTES(sp)
|
|
SREG x10, 10 * REGBYTES(sp)
|
|
SREG x11, 11 * REGBYTES(sp)
|
|
SREG x12, 12 * REGBYTES(sp)
|
|
SREG x13, 13 * REGBYTES(sp)
|
|
SREG x14, 14 * REGBYTES(sp)
|
|
SREG x15, 15 * REGBYTES(sp)
|
|
SREG x16, 16 * REGBYTES(sp)
|
|
SREG x17, 17 * REGBYTES(sp)
|
|
SREG x18, 18 * REGBYTES(sp)
|
|
SREG x19, 19 * REGBYTES(sp)
|
|
SREG x20, 20 * REGBYTES(sp)
|
|
SREG x21, 21 * REGBYTES(sp)
|
|
SREG x22, 22 * REGBYTES(sp)
|
|
SREG x23, 23 * REGBYTES(sp)
|
|
SREG x24, 24 * REGBYTES(sp)
|
|
SREG x25, 25 * REGBYTES(sp)
|
|
SREG x26, 26 * REGBYTES(sp)
|
|
SREG x27, 27 * REGBYTES(sp)
|
|
SREG x28, 28 * REGBYTES(sp)
|
|
SREG x29, 29 * REGBYTES(sp)
|
|
SREG x30, 30 * REGBYTES(sp)
|
|
SREG x31, 31 * REGBYTES(sp)
|
|
csrr a0, MODE_PREFIX(cause)
|
|
csrr a1, MODE_PREFIX(epc)
|
|
csrr a2, MODE_PREFIX(tval)
|
|
mv a3, sp
|
|
jal handle_trap
|
|
csrw MODE_PREFIX(epc), a0
|
|
|
|
LREG x1, 1 * REGBYTES(sp)
|
|
LREG x3, 3 * REGBYTES(sp)
|
|
LREG x4, 4 * REGBYTES(sp)
|
|
LREG x5, 5 * REGBYTES(sp)
|
|
LREG x6, 6 * REGBYTES(sp)
|
|
LREG x7, 7 * REGBYTES(sp)
|
|
LREG x8, 8 * REGBYTES(sp)
|
|
LREG x9, 9 * REGBYTES(sp)
|
|
LREG x10, 10 * REGBYTES(sp)
|
|
LREG x11, 11 * REGBYTES(sp)
|
|
LREG x12, 12 * REGBYTES(sp)
|
|
LREG x13, 13 * REGBYTES(sp)
|
|
LREG x14, 14 * REGBYTES(sp)
|
|
LREG x15, 15 * REGBYTES(sp)
|
|
LREG x16, 16 * REGBYTES(sp)
|
|
LREG x17, 17 * REGBYTES(sp)
|
|
LREG x18, 18 * REGBYTES(sp)
|
|
LREG x19, 19 * REGBYTES(sp)
|
|
LREG x20, 20 * REGBYTES(sp)
|
|
LREG x21, 21 * REGBYTES(sp)
|
|
LREG x22, 22 * REGBYTES(sp)
|
|
LREG x23, 23 * REGBYTES(sp)
|
|
LREG x24, 24 * REGBYTES(sp)
|
|
LREG x25, 25 * REGBYTES(sp)
|
|
LREG x26, 26 * REGBYTES(sp)
|
|
LREG x27, 27 * REGBYTES(sp)
|
|
LREG x28, 28 * REGBYTES(sp)
|
|
LREG x29, 29 * REGBYTES(sp)
|
|
LREG x30, 30 * REGBYTES(sp)
|
|
LREG x31, 31 * REGBYTES(sp)
|
|
LREG x2, 2 * REGBYTES(sp)
|
|
addi sp, sp, 32 * REGBYTES
|
|
MODE_PREFIX(ret)
|