mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-10-21 05:24:56 +00:00
4a56fd484a
Use available DM clk_stm32f.c driver instead of dedicated mach-stm32/stm32f4/clock.c. Migrate periph_clock defines from stm32_periph.h directly in CLK driver. These periph_clock defines will be removed when STMMAC, TIMER2 and SYSCFG drivers will support DM CLK. Enable also CLK flag. Signed-off-by: Patrice Chotard <patrice.chotard@st.com>
64 lines
1.7 KiB
C
64 lines
1.7 KiB
C
/*
|
|
* (C) Copyright 2011
|
|
* Yuri Tikhonov, Emcraft Systems, yur@emcraft.com
|
|
*
|
|
* (C) Copyright 2015
|
|
* Kamil Lulko, <kamil.lulko@gmail.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef _MACH_STM32_H_
|
|
#define _MACH_STM32_H_
|
|
|
|
/*
|
|
* Peripheral memory map
|
|
*/
|
|
#define STM32_SYSMEM_BASE 0x1FFF0000
|
|
#define STM32_PERIPH_BASE 0x40000000
|
|
#define STM32_APB1PERIPH_BASE (STM32_PERIPH_BASE + 0x00000000)
|
|
#define STM32_APB2PERIPH_BASE (STM32_PERIPH_BASE + 0x00010000)
|
|
#define STM32_AHB1PERIPH_BASE (STM32_PERIPH_BASE + 0x00020000)
|
|
#define STM32_AHB2PERIPH_BASE (STM32_PERIPH_BASE + 0x10000000)
|
|
|
|
#define STM32_BUS_MASK 0xFFFF0000
|
|
|
|
#define STM32_GPIOA_BASE (STM32_AHB1PERIPH_BASE + 0x0000)
|
|
#define STM32_GPIOB_BASE (STM32_AHB1PERIPH_BASE + 0x0400)
|
|
#define STM32_GPIOC_BASE (STM32_AHB1PERIPH_BASE + 0x0800)
|
|
#define STM32_GPIOD_BASE (STM32_AHB1PERIPH_BASE + 0x0C00)
|
|
#define STM32_GPIOE_BASE (STM32_AHB1PERIPH_BASE + 0x1000)
|
|
#define STM32_GPIOF_BASE (STM32_AHB1PERIPH_BASE + 0x1400)
|
|
#define STM32_GPIOG_BASE (STM32_AHB1PERIPH_BASE + 0x1800)
|
|
#define STM32_GPIOH_BASE (STM32_AHB1PERIPH_BASE + 0x1C00)
|
|
#define STM32_GPIOI_BASE (STM32_AHB1PERIPH_BASE + 0x2000)
|
|
|
|
/*
|
|
* Register maps
|
|
*/
|
|
struct stm32_u_id_regs {
|
|
u32 u_id_low;
|
|
u32 u_id_mid;
|
|
u32 u_id_high;
|
|
};
|
|
|
|
/*
|
|
* Registers access macros
|
|
*/
|
|
#define STM32_U_ID_BASE (STM32_SYSMEM_BASE + 0x7A10)
|
|
#define STM32_U_ID ((struct stm32_u_id_regs *)STM32_U_ID_BASE)
|
|
|
|
#define STM32_RCC_BASE (STM32_AHB1PERIPH_BASE + 0x3800)
|
|
#define STM32_RCC ((struct stm32_rcc_regs *)STM32_RCC_BASE)
|
|
|
|
#define FLASH_CNTL_BASE (STM32_AHB1PERIPH_BASE + 0x3C00)
|
|
|
|
static const u32 sect_sz_kb[CONFIG_SYS_MAX_FLASH_SECT] = {
|
|
[0 ... 3] = 16 * 1024,
|
|
[4] = 64 * 1024,
|
|
[5 ... 11] = 128 * 1024
|
|
};
|
|
|
|
void stm32_flash_latency_cfg(int latency);
|
|
|
|
#endif /* _MACH_STM32_H_ */
|