mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-14 08:57:58 +00:00
5af741f1e9
The sun8i dram code sometimes wants to enable sigma delta mode, add a parameter to allow this. Signed-off-by: Hans de Goede <hdegoede@redhat.com> Acked-by: Ian Campbell <ijc@hellion.org.uk>
36 lines
877 B
C
36 lines
877 B
C
/*
|
|
* (C) Copyright 2007-2011
|
|
* Allwinner Technology Co., Ltd. <www.allwinnertech.com>
|
|
* Tom Cubie <tangliang@allwinnertech.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef _SUNXI_CLOCK_H
|
|
#define _SUNXI_CLOCK_H
|
|
|
|
#include <linux/types.h>
|
|
|
|
#define CLK_GATE_OPEN 0x1
|
|
#define CLK_GATE_CLOSE 0x0
|
|
|
|
/* clock control module regs definition */
|
|
#if defined(CONFIG_MACH_SUN6I) || defined(CONFIG_MACH_SUN8I)
|
|
#include <asm/arch/clock_sun6i.h>
|
|
#else
|
|
#include <asm/arch/clock_sun4i.h>
|
|
#endif
|
|
|
|
#ifndef __ASSEMBLY__
|
|
int clock_init(void);
|
|
int clock_twi_onoff(int port, int state);
|
|
void clock_set_pll1(unsigned int hz);
|
|
void clock_set_pll3(unsigned int hz);
|
|
unsigned int clock_get_pll5p(void);
|
|
unsigned int clock_get_pll6(void);
|
|
void clock_set_de_mod_clock(u32 *clk_cfg, unsigned int hz);
|
|
void clock_init_safe(void);
|
|
void clock_init_uart(void);
|
|
#endif
|
|
|
|
#endif /* _SUNXI_CLOCK_H */
|