mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-14 00:47:26 +00:00
0a9ef45158
This converts the following to Kconfig:
CONFIG_NAND_MXC
CONFIG_NAND_OMAP_GPMC
CONFIG_NAND_OMAP_GPMC_PREFETCH
CONFIG_NAND_OMAP_ELM
CONFIG_SPL_NAND_AM33XX_BCH
CONFIG_SPL_NAND_SIMPLE
CONFIG_SYS_NAND_BUSWIDTH_16BIT
Signed-off-by: Adam Ford <aford173@gmail.com>
Reviewed-by: Heiko Schocher <hs@denx.de>
[trini: Finish migration of CONFIG_SPL_NAND_SIMPLE, fix some build issues,
add CONFIG_NAND_MXC so we can do CONFIG_SYS_NAND_BUSWIDTH_16BIT]
Signed-off-by: Tom Rini <trini@konsulko.com>
33 lines
868 B
C
33 lines
868 B
C
/*
|
|
* ti_armv7_omap.h
|
|
*
|
|
* Copyright (C) 2015 Texas Instruments Incorporated - http://www.ti.com/
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*
|
|
* The various ARMv7 SoCs from TI all share a number of IP blocks when
|
|
* implementing a given feature. This is meant to isolate the features
|
|
* that are based on OMAP architecture.
|
|
*/
|
|
#ifndef __CONFIG_TI_ARMV7_OMAP_H__
|
|
#define __CONFIG_TI_ARMV7_OMAP_H__
|
|
|
|
/* I2C IP block */
|
|
#define CONFIG_SYS_OMAP24_I2C_SPEED 100000
|
|
#define CONFIG_SYS_OMAP24_I2C_SLAVE 1
|
|
|
|
/*
|
|
* GPMC NAND block. We support 1 device and the physical address to
|
|
* access CS0 at is 0x8000000.
|
|
*/
|
|
#ifdef CONFIG_NAND
|
|
#ifndef CONFIG_SYS_NAND_BASE
|
|
#define CONFIG_SYS_NAND_BASE 0x8000000
|
|
#endif
|
|
#define CONFIG_SYS_MAX_NAND_DEVICE 1
|
|
#endif
|
|
|
|
/* Now for the remaining common defines */
|
|
#include <configs/ti_armv7_common.h>
|
|
|
|
#endif /* __CONFIG_TI_ARMV7_OMAP_H__ */
|