mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-12 14:23:00 +00:00
f7cf291aa7
The SAMA5D2 has a second internal SRAM that can be reassigned as a L2 cache memory. Make sure it is configured as a L2 cache memory when booting from a SPL image. Based on the commit b5ea95ef2b5b from the at91bootstrap repository. Signed-off-by: Samuel Mescoff <samuel.mescoff@mobile-devices.fr> Reviewed-by: Wenyou Yang <wenyou.yang@atmel.com> Reviewed-by: Andreas Bießmann <andreas.devel@googlemail.com>
39 lines
1 KiB
C
39 lines
1 KiB
C
/*
|
|
* (C) Copyright 2007-2008
|
|
* Stelian Pop <stelian@popies.net>
|
|
* Lead Tech Design <www.leadtechdesign.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef AT91_COMMON_H
|
|
#define AT91_COMMON_H
|
|
|
|
void at91_can_hw_init(void);
|
|
void at91_gmac_hw_init(void);
|
|
void at91_macb_hw_init(void);
|
|
void at91_mci_hw_init(void);
|
|
void at91_serial0_hw_init(void);
|
|
void at91_serial1_hw_init(void);
|
|
void at91_serial2_hw_init(void);
|
|
void at91_seriald_hw_init(void);
|
|
void at91_spi0_hw_init(unsigned long cs_mask);
|
|
void at91_spi1_hw_init(unsigned long cs_mask);
|
|
void at91_udp_hw_init(void);
|
|
void at91_uhp_hw_init(void);
|
|
void at91_lcd_hw_init(void);
|
|
void at91_plla_init(u32 pllar);
|
|
void at91_pllb_init(u32 pllar);
|
|
void at91_mck_init(u32 mckr);
|
|
void at91_pmc_init(void);
|
|
void mem_init(void);
|
|
void at91_phy_reset(void);
|
|
void at91_sdram_hw_init(void);
|
|
void at91_mck_init(u32 mckr);
|
|
void at91_spl_board_init(void);
|
|
void at91_disable_wdt(void);
|
|
void matrix_init(void);
|
|
void redirect_int_from_saic_to_aic(void);
|
|
void configure_2nd_sram_as_l2_cache(void);
|
|
|
|
#endif /* AT91_COMMON_H */
|