mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-01 08:59:33 +00:00
c9bb942e2f
Some archs/boards specify their own default by pre-defining the config which causes the Kconfig system to mix up the order of the configs in the defconfigs... This will cause merge pain if allowed to proliferate. Remove the configs that behave this way from the archs. A few configs still remain, but that is because they only exist as defaults and do not have a proper Kconfig entry. Those appear to be: SPIFLASH DISPLAY_BOARDINFO Signed-off-by: Joe Hershberger <joe.hershberger@ni.com> [trini: rastaban, am43xx_evm_usbhost_boot, am43xx_evm_ethboot updates, drop DM_USB from MSI_Primo81 as USB_MUSB_SUNXI isn't converted yet to DM] Signed-off-by: Tom Rini <trini@konsulko.com>
184 lines
4.5 KiB
C
184 lines
4.5 KiB
C
/*
|
|
* U-boot - Configuration file for BF537 STAMP board
|
|
*/
|
|
|
|
#ifndef __CONFIG_BF527_EZKIT_H__
|
|
#define __CONFIG_BF527_EZKIT_H__
|
|
|
|
#include <asm/config-pre.h>
|
|
|
|
|
|
/*
|
|
* Processor Settings
|
|
*/
|
|
#define CONFIG_BFIN_CPU bf527-0.0
|
|
#define CONFIG_BFIN_BOOT_MODE BFIN_BOOT_PARA
|
|
|
|
|
|
/*
|
|
* Clock Settings
|
|
* CCLK = (CLKIN * VCO_MULT) / CCLK_DIV
|
|
* SCLK = (CLKIN * VCO_MULT) / SCLK_DIV
|
|
*/
|
|
/* CONFIG_CLKIN_HZ is any value in Hz */
|
|
#define CONFIG_CLKIN_HZ 25000000
|
|
/* CLKIN_HALF controls the DF bit in PLL_CTL 0 = CLKIN */
|
|
/* 1 = CLKIN / 2 */
|
|
#define CONFIG_CLKIN_HALF 0
|
|
/* PLL_BYPASS controls the BYPASS bit in PLL_CTL 0 = do not bypass */
|
|
/* 1 = bypass PLL */
|
|
#define CONFIG_PLL_BYPASS 0
|
|
/* VCO_MULT controls the MSEL (multiplier) bits in PLL_CTL */
|
|
/* Values can range from 0-63 (where 0 means 64) */
|
|
#define CONFIG_VCO_MULT 21
|
|
/* CCLK_DIV controls the core clock divider */
|
|
/* Values can be 1, 2, 4, or 8 ONLY */
|
|
#define CONFIG_CCLK_DIV 1
|
|
/* SCLK_DIV controls the system clock divider */
|
|
/* Values can range from 1-15 */
|
|
#define CONFIG_SCLK_DIV 4
|
|
|
|
|
|
/*
|
|
* Memory Settings
|
|
*/
|
|
#define CONFIG_MEM_ADD_WDTH 10
|
|
#define CONFIG_MEM_SIZE 64
|
|
|
|
#define CONFIG_EBIU_SDRRC_VAL 0x03F6
|
|
#define CONFIG_EBIU_SDGCTL_VAL (SCTLE | CL_3 | PASR_ALL | TRAS_6 | TRP_3 | TRCD_3 | TWR_2 | PSS)
|
|
|
|
#define CONFIG_EBIU_AMGCTL_VAL (AMCKEN | AMBEN_ALL)
|
|
#define CONFIG_EBIU_AMBCTL0_VAL (B1WAT_15 | B1RAT_15 | B1HT_3 | B1RDYPOL | B0WAT_15 | B0RAT_15 | B0HT_3 | B0RDYPOL)
|
|
#define CONFIG_EBIU_AMBCTL1_VAL (B3WAT_15 | B3RAT_15 | B3HT_3 | B3RDYPOL | B2WAT_15 | B2RAT_15 | B2HT_3 | B2RDYPOL)
|
|
|
|
#define CONFIG_SYS_MONITOR_LEN (768 * 1024)
|
|
#define CONFIG_SYS_MALLOC_LEN (640 * 1024)
|
|
|
|
|
|
/*
|
|
* NAND Settings
|
|
* (can't be used same time as ethernet)
|
|
*/
|
|
#if (CONFIG_BFIN_BOOT_MODE == BFIN_BOOT_NAND)
|
|
# define CONFIG_BFIN_NFC
|
|
# define CONFIG_BFIN_NFC_BOOTROM_ECC
|
|
#endif
|
|
#ifdef CONFIG_BFIN_NFC
|
|
#define CONFIG_BFIN_NFC_CTL_VAL 0x0033
|
|
#define CONFIG_DRIVER_NAND_BFIN
|
|
#define CONFIG_SYS_NAND_BASE 0 /* not actually used */
|
|
#define CONFIG_SYS_MAX_NAND_DEVICE 1
|
|
#endif
|
|
|
|
|
|
/*
|
|
* Network Settings
|
|
*/
|
|
#if !defined(__ADSPBF522__) && !defined(__ADSPBF523__) && \
|
|
!defined(__ADSPBF524__) && !defined(__ADSPBF525__) && !defined(CONFIG_BFIN_NFC)
|
|
#define ADI_CMDS_NETWORK 1
|
|
#define CONFIG_BFIN_MAC
|
|
#define CONFIG_RMII
|
|
#define CONFIG_NETCONSOLE 1
|
|
#endif
|
|
#define CONFIG_HOSTNAME bf527-ezkit
|
|
|
|
/*
|
|
* Flash Settings
|
|
*/
|
|
#define CONFIG_FLASH_CFI_DRIVER
|
|
#define CONFIG_SYS_FLASH_BASE 0x20000000
|
|
#define CONFIG_SYS_FLASH_CFI
|
|
#define CONFIG_SYS_FLASH_PROTECTION
|
|
#define CONFIG_SYS_MAX_FLASH_BANKS 1
|
|
#define CONFIG_SYS_MAX_FLASH_SECT 259
|
|
|
|
|
|
/*
|
|
* SPI Settings
|
|
*/
|
|
#define CONFIG_BFIN_SPI
|
|
#define CONFIG_ENV_SPI_MAX_HZ 30000000
|
|
#define CONFIG_SF_DEFAULT_SPEED 30000000
|
|
#define CONFIG_SPI_FLASH_STMICRO
|
|
|
|
|
|
/*
|
|
* Env Storage Settings
|
|
*/
|
|
#if (CONFIG_BFIN_BOOT_MODE == BFIN_BOOT_SPI_MASTER)
|
|
#define CONFIG_ENV_IS_IN_SPI_FLASH
|
|
#define CONFIG_ENV_OFFSET 0x10000
|
|
#define CONFIG_ENV_SIZE 0x2000
|
|
#define CONFIG_ENV_SECT_SIZE 0x10000
|
|
#define CONFIG_ENV_IS_EMBEDDED_IN_LDR
|
|
#elif (CONFIG_BFIN_BOOT_MODE == BFIN_BOOT_NAND)
|
|
#define CONFIG_ENV_IS_IN_NAND
|
|
#define CONFIG_ENV_OFFSET 0x40000
|
|
#define CONFIG_ENV_SIZE 0x20000
|
|
#else
|
|
#define CONFIG_ENV_IS_IN_FLASH
|
|
#define CONFIG_ENV_OFFSET 0x4000
|
|
#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + CONFIG_ENV_OFFSET)
|
|
#define CONFIG_ENV_SIZE 0x2000
|
|
#define CONFIG_ENV_SECT_SIZE 0x2000
|
|
#define CONFIG_ENV_IS_EMBEDDED_IN_LDR
|
|
#endif
|
|
|
|
|
|
/*
|
|
* I2C Settings
|
|
*/
|
|
#define CONFIG_SYS_I2C
|
|
#define CONFIG_SYS_I2C_ADI
|
|
|
|
|
|
/*
|
|
* USB Settings
|
|
*/
|
|
#if !defined(__ADSPBF522__) && !defined(__ADSPBF523__)
|
|
#define CONFIG_USB
|
|
#define CONFIG_MUSB_HCD
|
|
#define CONFIG_USB_BLACKFIN
|
|
#define CONFIG_USB_STORAGE
|
|
#define CONFIG_MUSB_TIMEOUT 100000
|
|
#endif
|
|
|
|
/* Don't waste time transferring a logo over the UART */
|
|
#if (CONFIG_BFIN_BOOT_MODE != BFIN_BOOT_UART)
|
|
/*# define CONFIG_VIDEO*/
|
|
#endif
|
|
|
|
/*
|
|
* Video Settings
|
|
*/
|
|
#ifdef CONFIG_VIDEO
|
|
#ifdef CONFIG_BF527_EZKIT_REV_2_1
|
|
# define CONFIG_LQ035Q1_SPI_BUS 0
|
|
# define CONFIG_LQ035Q1_SPI_CS 7
|
|
# define CONFIG_LQ035Q1_USE_RGB565_8_BIT_PPI
|
|
#else
|
|
# define CONFIG_LQ035Q1_USE_RGB888_8_BIT_PPI
|
|
#endif
|
|
|
|
#ifdef CONFIG_LQ035Q1_USE_RGB565_8_BIT_PPI
|
|
# define EASYLOGO_HEADER <asm/bfin_logo_rgb565_230x230_lzma.h>
|
|
#else
|
|
# define EASYLOGO_HEADER <asm/bfin_logo_230x230_lzma.h>
|
|
#endif
|
|
#endif /* CONFIG_VIDEO */
|
|
|
|
/*
|
|
* Misc Settings
|
|
*/
|
|
#define CONFIG_MISC_INIT_R
|
|
#define CONFIG_RTC_BFIN
|
|
#define CONFIG_UART_CONSOLE 1
|
|
|
|
/*
|
|
* Pull in common ADI header for remaining command/environment setup
|
|
*/
|
|
#include <configs/bfin_adi_common.h>
|
|
|
|
#endif
|