mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-04 02:20:25 +00:00
c038fd0ea6
Enable cfi flash driver and setup flash parameters to support parallel nor flash which type is JS28F00A-M29EWH. Verification: Size detection, data read, erase and write are all ok. Signed-off-by: Rick Chen <rick@andestech.com> Signed-off-by: Rick Chen <rickchen36@gmail.com> Cc: Greentime Hu <green.hu@gmail.com>
162 lines
4.1 KiB
C
162 lines
4.1 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* Copyright (C) 2017 Andes Technology Corporation
|
|
* Rick Chen, Andes Technology Corporation <rick@andestech.com>
|
|
*/
|
|
|
|
#ifndef __CONFIG_H
|
|
#define __CONFIG_H
|
|
|
|
/*
|
|
* CPU and Board Configuration Options
|
|
*/
|
|
#define CONFIG_BOOTP_SEND_HOSTNAME
|
|
#define CONFIG_BOOTP_SERVERIP
|
|
|
|
/*
|
|
* Miscellaneous configurable options
|
|
*/
|
|
#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
|
|
|
|
/*
|
|
* Print Buffer Size
|
|
*/
|
|
#define CONFIG_SYS_PBSIZE \
|
|
(CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
|
|
|
|
/*
|
|
* max number of command args
|
|
*/
|
|
#define CONFIG_SYS_MAXARGS 16
|
|
|
|
/*
|
|
* Boot Argument Buffer Size
|
|
*/
|
|
#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
|
|
|
|
/*
|
|
* Size of malloc() pool
|
|
* 512kB is suggested, (CONFIG_ENV_SIZE + 128 * 1024) was not enough
|
|
*/
|
|
#define CONFIG_SYS_MALLOC_LEN (512 << 10)
|
|
|
|
/* DT blob (fdt) address */
|
|
#define CONFIG_SYS_FDT_BASE 0x000f0000
|
|
|
|
/*
|
|
* Physical Memory Map
|
|
*/
|
|
#define CONFIG_NR_DRAM_BANKS 2
|
|
#define PHYS_SDRAM_0 0x00000000 /* SDRAM Bank #1 */
|
|
#define PHYS_SDRAM_1 \
|
|
(PHYS_SDRAM_0 + PHYS_SDRAM_0_SIZE) /* SDRAM Bank #2 */
|
|
#define PHYS_SDRAM_0_SIZE 0x20000000 /* 512 MB */
|
|
#define PHYS_SDRAM_1_SIZE 0x20000000 /* 512 MB */
|
|
#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_0
|
|
|
|
/*
|
|
* Serial console configuration
|
|
*/
|
|
#define CONFIG_SYS_NS16550_SERIAL
|
|
#ifndef CONFIG_DM_SERIAL
|
|
#define CONFIG_SYS_NS16550_REG_SIZE -4
|
|
#endif
|
|
#define CONFIG_SYS_NS16550_CLK 19660800
|
|
|
|
/* Init Stack Pointer */
|
|
#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + 0x1000000 - \
|
|
GENERATED_GBL_DATA_SIZE)
|
|
|
|
/*
|
|
* Load address and memory test area should agree with
|
|
* arch/riscv/config.mk. Be careful not to overwrite U-Boot itself.
|
|
*/
|
|
#define CONFIG_SYS_LOAD_ADDR 0x100000 /* SDRAM */
|
|
|
|
/*
|
|
* memtest works on 512 MB in DRAM
|
|
*/
|
|
#define CONFIG_SYS_MEMTEST_START PHYS_SDRAM_0
|
|
#define CONFIG_SYS_MEMTEST_END (PHYS_SDRAM_0 + PHYS_SDRAM_0_SIZE)
|
|
|
|
/*
|
|
* FLASH and environment organization
|
|
*/
|
|
|
|
/* use CFI framework */
|
|
#define CONFIG_SYS_FLASH_CFI
|
|
#define CONFIG_FLASH_CFI_DRIVER
|
|
|
|
#define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_16BIT
|
|
#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE
|
|
#define CONFIG_SYS_CFI_FLASH_STATUS_POLL
|
|
|
|
/* support JEDEC */
|
|
#ifdef CONFIG_CFI_FLASH
|
|
#define CONFIG_SYS_MAX_FLASH_BANKS_DETECT 1
|
|
#endif/* Do not use CONFIG_FLASH_CFI_LEGACY to detect on board flash */
|
|
#define PHYS_FLASH_1 0x88000000 /* BANK 0 */
|
|
#define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1
|
|
#define CONFIG_SYS_FLASH_BANKS_LIST { PHYS_FLASH_1, }
|
|
#define CONFIG_SYS_MONITOR_BASE PHYS_FLASH_1
|
|
|
|
#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* TO for Flash Erase (ms) */
|
|
#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* TO for Flash Write (ms) */
|
|
|
|
/* max number of memory banks */
|
|
/*
|
|
* There are 4 banks supported for this Controller,
|
|
* but we have only 1 bank connected to flash on board
|
|
*/
|
|
#ifndef CONFIG_SYS_MAX_FLASH_BANKS_DETECT
|
|
#define CONFIG_SYS_MAX_FLASH_BANKS 1
|
|
#endif
|
|
#define CONFIG_SYS_FLASH_BANKS_SIZES {0x4000000}
|
|
|
|
/* max number of sectors on one chip */
|
|
#define CONFIG_FLASH_SECTOR_SIZE (0x10000*2)
|
|
#define CONFIG_SYS_MAX_FLASH_SECT 512
|
|
|
|
/* environments */
|
|
#define CONFIG_ENV_SPI_BUS 0
|
|
#define CONFIG_ENV_SPI_CS 0
|
|
#define CONFIG_ENV_SPI_MAX_HZ 50000000
|
|
#define CONFIG_ENV_SPI_MODE 0
|
|
#define CONFIG_ENV_SECT_SIZE 0x1000
|
|
#define CONFIG_ENV_OVERWRITE
|
|
|
|
/* SPI FLASH */
|
|
#define CONFIG_SF_DEFAULT_BUS 0
|
|
#define CONFIG_SF_DEFAULT_CS 0
|
|
#define CONFIG_SF_DEFAULT_SPEED 1000000
|
|
#define CONFIG_SF_DEFAULT_MODE 0
|
|
|
|
/*
|
|
* For booting Linux, the board info and command line data
|
|
* have to be in the first 16 MB of memory, since this is
|
|
* the maximum mapped by the Linux kernel during initialization.
|
|
*/
|
|
|
|
/* Initial Memory map for Linux*/
|
|
#define CONFIG_SYS_BOOTMAPSZ (64 << 20)
|
|
/* Increase max gunzip size */
|
|
#define CONFIG_SYS_BOOTM_LEN (64 << 20)
|
|
|
|
/* When we use RAM as ENV */
|
|
#define CONFIG_ENV_SIZE 0x2000
|
|
|
|
/* Enable distro boot */
|
|
#define BOOT_TARGET_DEVICES(func) \
|
|
func(MMC, mmc, 0) \
|
|
func(DHCP, dhcp, na)
|
|
#include <config_distro_bootcmd.h>
|
|
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
|
"kernel_addr_r=0x00080000\0" \
|
|
"pxefile_addr_r=0x01f00000\0" \
|
|
"scriptaddr=0x01f00000\0" \
|
|
"fdt_addr_r=0x02000000\0" \
|
|
"ramdisk_addr_r=0x02800000\0" \
|
|
BOOTENV
|
|
|
|
#endif /* __CONFIG_H */
|