Shengyu Qu 47ed15125c riscv: cpu: jh7110: Select SPL_ZERO_MEM_BEFORE_USE ... Add Kconfig item for Starfive JH7110 to select SPL_ZERO_MEM_BEFORE_USE. Signed-off-by: Bo Gan <ganboing@gmail.com> Signed-off-by: Shengyu Qu <wiagn233@outlook.com> Reviewed-by: Leo Yu-Chi Liang <ycliang@andestech.com>		2023-08-10 10:58:55 +08:00
..
andesv5	riscv: Rename Andes cpu and board names	2023-02-17 19:07:48 +08:00
fu540	riscv: Rename SiFive CLINT to RISC-V ALINT	2023-07-12 13:21:40 +08:00
fu740	riscv: Rename SiFive CLINT to RISC-V ALINT	2023-07-12 13:21:40 +08:00
generic	riscv: define a cache line size for the generic CPU	2023-07-24 13:22:24 +08:00
jh7110	riscv: cpu: jh7110: Select SPL_ZERO_MEM_BEFORE_USE	2023-08-10 10:58:55 +08:00
cpu.c	dm: Emit the arch_cpu_init_dm() even only before relocation	2023-05-11 10:25:29 +08:00
Makefile	riscv: Move trap handler codes to mtrap.S	2018-12-18 09:56:27 +08:00
mtrap.S	riscv: Add option to print registers on exception	2020-02-10 14:51:08 +08:00
start.S	riscv: Add SPL_ZERO_MEM_BEFORE_USE implementation	2023-08-10 10:58:12 +08:00
u-boot-spl.lds	riscv: Update alignment for some sections in linker scripts	2023-04-20 20:45:08 +08:00
u-boot.lds	riscv: Fix alignment of RELA sections in the linker scripts	2023-06-27 10:09:51 +08:00