mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-15 09:27:35 +00:00
bd8851c5b4
The 'base' GPIO controller property is unused in u-boot and Linux. It is also not documented in the binding. So drop it. Signed-off-by: Rob Herring <robh@kernel.org> Reviewed-by: Masahisa Kojima <masahisa.kojima@linaro.org> Acked-by: Ilias Apalodimas <ilias.apalodimas@linaro.org> Acked-by: Jassi Brar <jaswinder.singh@linaro.org>
594 lines
17 KiB
Text
594 lines
17 KiB
Text
/** @file
|
|
* Copyright (c) 2017 - 2018, Linaro Limited. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-2-Clause-Patent
|
|
*/
|
|
|
|
/* These are added for U-Boot to avoid compilation error */
|
|
#define PcdNetsecEepromBase 0x08080000
|
|
#define FixedPcdGet32(n) n
|
|
|
|
#define GIC_SPI 0
|
|
#define GIC_PPI 1
|
|
|
|
#define IRQ_TYPE_NONE 0
|
|
#define IRQ_TYPE_EDGE_RISING 1
|
|
#define IRQ_TYPE_EDGE_FALLING 2
|
|
#define IRQ_TYPE_EDGE_BOTH (IRQ_TYPE_EDGE_FALLING | IRQ_TYPE_EDGE_RISING)
|
|
#define IRQ_TYPE_LEVEL_HIGH 4
|
|
#define IRQ_TYPE_LEVEL_LOW 8
|
|
|
|
#define GPIO_ACTIVE_HIGH 0
|
|
#define GPIO_ACTIVE_LOW 1
|
|
|
|
/ {
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
interrupt-parent = <&gic>;
|
|
|
|
aliases {
|
|
serial0 = &soc_uart0;
|
|
serial1 = &fuart;
|
|
};
|
|
|
|
chosen {
|
|
stdout-path = "serial0:115200n8";
|
|
};
|
|
|
|
cpus {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
CPU0: cpu@0 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a53";
|
|
reg = <0x0>;
|
|
enable-method = "psci";
|
|
cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
|
|
};
|
|
CPU1: cpu@1 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a53";
|
|
reg = <0x1>;
|
|
enable-method = "psci";
|
|
cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
|
|
};
|
|
CPU2: cpu@100 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a53";
|
|
reg = <0x100>;
|
|
enable-method = "psci";
|
|
cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
|
|
};
|
|
CPU3: cpu@101 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a53";
|
|
reg = <0x101>;
|
|
enable-method = "psci";
|
|
cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
|
|
};
|
|
CPU4: cpu@200 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a53";
|
|
reg = <0x200>;
|
|
enable-method = "psci";
|
|
cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
|
|
};
|
|
CPU5: cpu@201 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a53";
|
|
reg = <0x201>;
|
|
enable-method = "psci";
|
|
cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
|
|
};
|
|
CPU6: cpu@300 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a53";
|
|
reg = <0x300>;
|
|
enable-method = "psci";
|
|
cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
|
|
};
|
|
CPU7: cpu@301 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a53";
|
|
reg = <0x301>;
|
|
enable-method = "psci";
|
|
cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
|
|
};
|
|
CPU8: cpu@400 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a53";
|
|
reg = <0x400>;
|
|
enable-method = "psci";
|
|
cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
|
|
};
|
|
CPU9: cpu@401 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a53";
|
|
reg = <0x401>;
|
|
enable-method = "psci";
|
|
cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
|
|
};
|
|
CPU10: cpu@500 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a53";
|
|
reg = <0x500>;
|
|
enable-method = "psci";
|
|
cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
|
|
};
|
|
CPU11: cpu@501 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a53";
|
|
reg = <0x501>;
|
|
enable-method = "psci";
|
|
cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
|
|
};
|
|
CPU12: cpu@600 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a53";
|
|
reg = <0x600>;
|
|
enable-method = "psci";
|
|
cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
|
|
};
|
|
CPU13: cpu@601 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a53";
|
|
reg = <0x601>;
|
|
enable-method = "psci";
|
|
cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
|
|
};
|
|
CPU14: cpu@700 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a53";
|
|
reg = <0x700>;
|
|
enable-method = "psci";
|
|
cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
|
|
};
|
|
CPU15: cpu@701 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a53";
|
|
reg = <0x701>;
|
|
enable-method = "psci";
|
|
cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
|
|
};
|
|
CPU16: cpu@800 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a53";
|
|
reg = <0x800>;
|
|
enable-method = "psci";
|
|
cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
|
|
};
|
|
CPU17: cpu@801 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a53";
|
|
reg = <0x801>;
|
|
enable-method = "psci";
|
|
cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
|
|
};
|
|
CPU18: cpu@900 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a53";
|
|
reg = <0x900>;
|
|
enable-method = "psci";
|
|
cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
|
|
};
|
|
CPU19: cpu@901 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a53";
|
|
reg = <0x901>;
|
|
enable-method = "psci";
|
|
cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
|
|
};
|
|
CPU20: cpu@a00 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a53";
|
|
reg = <0xa00>;
|
|
enable-method = "psci";
|
|
cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
|
|
};
|
|
CPU21: cpu@a01 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a53";
|
|
reg = <0xa01>;
|
|
enable-method = "psci";
|
|
cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
|
|
};
|
|
CPU22: cpu@b00 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a53";
|
|
reg = <0xb00>;
|
|
enable-method = "psci";
|
|
cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
|
|
};
|
|
CPU23: cpu@b01 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a53";
|
|
reg = <0xb01>;
|
|
enable-method = "psci";
|
|
cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
|
|
};
|
|
|
|
cpu-map {
|
|
cluster0 {
|
|
core0 {
|
|
cpu = <&CPU0>;
|
|
};
|
|
core1 {
|
|
cpu = <&CPU1>;
|
|
};
|
|
};
|
|
cluster1 {
|
|
core0 {
|
|
cpu = <&CPU2>;
|
|
};
|
|
core1 {
|
|
cpu = <&CPU3>;
|
|
};
|
|
};
|
|
cluster2 {
|
|
core0 {
|
|
cpu = <&CPU4>;
|
|
};
|
|
core1 {
|
|
cpu = <&CPU5>;
|
|
};
|
|
};
|
|
cluster3 {
|
|
core0 {
|
|
cpu = <&CPU6>;
|
|
};
|
|
core1 {
|
|
cpu = <&CPU7>;
|
|
};
|
|
};
|
|
cluster4 {
|
|
core0 {
|
|
cpu = <&CPU8>;
|
|
};
|
|
core1 {
|
|
cpu = <&CPU9>;
|
|
};
|
|
};
|
|
cluster5 {
|
|
core0 {
|
|
cpu = <&CPU10>;
|
|
};
|
|
core1 {
|
|
cpu = <&CPU11>;
|
|
};
|
|
};
|
|
cluster6 {
|
|
core0 {
|
|
cpu = <&CPU12>;
|
|
};
|
|
core1 {
|
|
cpu = <&CPU13>;
|
|
};
|
|
};
|
|
cluster7 {
|
|
core0 {
|
|
cpu = <&CPU14>;
|
|
};
|
|
core1 {
|
|
cpu = <&CPU15>;
|
|
};
|
|
};
|
|
cluster8 {
|
|
core0 {
|
|
cpu = <&CPU16>;
|
|
};
|
|
core1 {
|
|
cpu = <&CPU17>;
|
|
};
|
|
};
|
|
cluster9 {
|
|
core0 {
|
|
cpu = <&CPU18>;
|
|
};
|
|
core1 {
|
|
cpu = <&CPU19>;
|
|
};
|
|
};
|
|
cluster10 {
|
|
core0 {
|
|
cpu = <&CPU20>;
|
|
};
|
|
core1 {
|
|
cpu = <&CPU21>;
|
|
};
|
|
};
|
|
cluster11 {
|
|
core0 {
|
|
cpu = <&CPU22>;
|
|
};
|
|
core1 {
|
|
cpu = <&CPU23>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
idle-states {
|
|
entry-method = "psci";
|
|
|
|
CPU_SLEEP_0: cpu-sleep-0 {
|
|
compatible = "arm,idle-state";
|
|
arm,psci-suspend-param = <0x0010000>;
|
|
entry-latency-us = <300>;
|
|
exit-latency-us = <1200>;
|
|
min-residency-us = <2000>;
|
|
local-timer-stop;
|
|
};
|
|
|
|
CLUSTER_SLEEP_0: cluster-sleep-0 {
|
|
compatible = "arm,idle-state";
|
|
arm,psci-suspend-param = <0x1010000>;
|
|
entry-latency-us = <400>;
|
|
exit-latency-us = <1200>;
|
|
min-residency-us = <2500>;
|
|
local-timer-stop;
|
|
};
|
|
};
|
|
|
|
gic: interrupt-controller@30000000 {
|
|
compatible = "arm,gic-v3";
|
|
reg = <0x0 0x30000000 0x0 0x10000>, // GICD
|
|
<0x0 0x30400000 0x0 0x300000>, // GICR
|
|
<0x0 0x2c000000 0x0 0x2000>, // GICC
|
|
<0x0 0x2c010000 0x0 0x1000>, // GICH
|
|
<0x0 0x2c020000 0x0 0x10000>; // GICV
|
|
#interrupt-cells = <3>;
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
ranges;
|
|
interrupt-controller;
|
|
interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_LOW>;
|
|
|
|
its: msi-controller@30020000 {
|
|
compatible = "arm,gic-v3-its";
|
|
reg = <0x0 0x30020000 0x0 0x20000>;
|
|
#msi-cells = <1>;
|
|
msi-controller;
|
|
socionext,synquacer-pre-its = <0x58000000 0x200000>;
|
|
};
|
|
};
|
|
|
|
timer {
|
|
compatible = "arm,armv8-timer";
|
|
interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_LOW>, // secure
|
|
<GIC_PPI 14 IRQ_TYPE_LEVEL_LOW>, // non-secure
|
|
<GIC_PPI 11 IRQ_TYPE_LEVEL_LOW>, // virtual
|
|
<GIC_PPI 10 IRQ_TYPE_LEVEL_LOW>; // HYP
|
|
};
|
|
|
|
timer@2a810000 {
|
|
compatible = "arm,armv7-timer-mem";
|
|
reg = <0x0 0x2a810000 0x0 0x10000>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
ranges = <0x0 0x0 0x2a810000 0x30000>;
|
|
frame@20000 {
|
|
frame-number = <0>;
|
|
interrupts = <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>;
|
|
reg = <0x20000 0x10000>;
|
|
};
|
|
};
|
|
|
|
pmu {
|
|
compatible = "arm,cortex-a53-pmu";
|
|
interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_LOW>;
|
|
};
|
|
|
|
psci {
|
|
compatible = "arm,psci-1.0";
|
|
method = "smc";
|
|
};
|
|
|
|
clk_uart: refclk62500khz {
|
|
compatible = "fixed-clock";
|
|
#clock-cells = <0>;
|
|
clock-frequency = <62500000>;
|
|
clock-output-names = "uartclk";
|
|
};
|
|
|
|
clk_apb: refclk100mhz {
|
|
compatible = "fixed-clock";
|
|
#clock-cells = <0>;
|
|
clock-frequency = <100000000>;
|
|
clock-output-names = "apb_pclk";
|
|
};
|
|
|
|
soc_uart0: serial@2a400000 {
|
|
compatible = "arm,pl011", "arm,primecell";
|
|
reg = <0x0 0x2a400000 0x0 0x1000>;
|
|
interrupts = <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&clk_uart>, <&clk_apb>;
|
|
clock-names = "uartclk", "apb_pclk";
|
|
};
|
|
|
|
fuart: serial@51040000 {
|
|
compatible = "snps,dw-apb-uart";
|
|
reg = <0x0 0x51040000 0x0 0x1000>;
|
|
interrupts = <GIC_SPI 168 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&clk_uart>, <&clk_apb>;
|
|
clock-names = "baudclk", "apb_pclk";
|
|
reg-io-width = <4>;
|
|
reg-shift = <2>;
|
|
};
|
|
|
|
clk_netsec: refclk250mhz {
|
|
compatible = "fixed-clock";
|
|
clock-frequency = <250000000>;
|
|
#clock-cells = <0>;
|
|
};
|
|
|
|
netsec: ethernet@522d0000 {
|
|
compatible = "socionext,synquacer-netsec";
|
|
reg = <0 0x522d0000 0x0 0x10000>,
|
|
<0 FixedPcdGet32 (PcdNetsecEepromBase) 0x0 0x10000>;
|
|
interrupts = <GIC_SPI 176 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&clk_netsec>;
|
|
clock-names = "phy_ref_clk";
|
|
max-speed = <1000>;
|
|
max-frame-size = <9000>;
|
|
phy-handle = <&phy_netsec>;
|
|
dma-coherent;
|
|
|
|
mdio_netsec: mdio {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
};
|
|
};
|
|
|
|
smmu: iommu@582c0000 {
|
|
compatible = "arm,mmu-500", "arm,smmu-v2";
|
|
reg = <0x0 0x582c0000 0x0 0x10000>;
|
|
#global-interrupts = <1>;
|
|
interrupts = <GIC_SPI 202 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 202 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 202 IRQ_TYPE_LEVEL_HIGH>;
|
|
#iommu-cells = <1>;
|
|
status = "disabled";
|
|
};
|
|
|
|
pcie0: pcie@60000000 {
|
|
compatible = "socionext,synquacer-pcie-ecam", "snps,dw-pcie-ecam";
|
|
device_type = "pci";
|
|
reg = <0x0 0x60000000 0x0 0x7f00000>;
|
|
bus-range = <0x0 0x7e>;
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
ranges = <0x1000000 0x00 0x00000000 0x00 0x67f00000 0x0 0x00010000>,
|
|
<0x2000000 0x00 0x68000000 0x00 0x68000000 0x0 0x08000000>,
|
|
<0x3000000 0x3e 0x00000000 0x3e 0x00000000 0x1 0x00000000>;
|
|
|
|
#interrupt-cells = <0x1>;
|
|
interrupt-map-mask = <0x0 0x0 0x0 0x0>;
|
|
interrupt-map = <0x0 0x0 0x0 0x0 &gic 0x0 0x0 GIC_SPI 190 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
msi-map = <0x000 &its 0x0 0x7f00>;
|
|
dma-coherent;
|
|
status = "disabled";
|
|
};
|
|
|
|
pcie1: pcie@70000000 {
|
|
compatible = "socionext,synquacer-pcie-ecam", "snps,dw-pcie-ecam";
|
|
device_type = "pci";
|
|
reg = <0x0 0x70000000 0x0 0x7f00000>;
|
|
bus-range = <0x0 0x7e>;
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
ranges = <0x1000000 0x00 0x00000000 0x00 0x77f00000 0x0 0x00010000>,
|
|
<0x2000000 0x00 0x78000000 0x00 0x78000000 0x0 0x08000000>,
|
|
<0x3000000 0x3f 0x00000000 0x3f 0x00000000 0x1 0x00000000>;
|
|
|
|
#interrupt-cells = <0x1>;
|
|
interrupt-map-mask = <0x0 0x0 0x0 0x0>;
|
|
interrupt-map = <0x0 0x0 0x0 0x0 &gic 0x0 0x0 GIC_SPI 182 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
msi-map = <0x0 &its 0x10000 0x7f00>;
|
|
dma-coherent;
|
|
status = "disabled";
|
|
};
|
|
|
|
gpio: gpio@51000000 {
|
|
compatible = "socionext,synquacer-gpio", "fujitsu,mb86s70-gpio";
|
|
reg = <0x0 0x51000000 0x0 0x100>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
clocks = <&clk_apb>;
|
|
};
|
|
|
|
exiu: interrupt-controller@510c0000 {
|
|
compatible = "socionext,synquacer-exiu";
|
|
reg = <0x0 0x510c0000 0x0 0x20>;
|
|
interrupt-controller;
|
|
interrupt-parent = <&gic>;
|
|
#interrupt-cells = <3>;
|
|
socionext,spi-base = <112>;
|
|
};
|
|
|
|
clk_alw_b_0: bclk200 {
|
|
compatible = "fixed-clock";
|
|
#clock-cells = <0>;
|
|
clock-frequency = <200000000>;
|
|
clock-output-names = "sd_bclk";
|
|
};
|
|
|
|
clk_alw_c_0: sd4clk800 {
|
|
compatible = "fixed-clock";
|
|
#clock-cells = <0>;
|
|
clock-frequency = <800000000>;
|
|
clock-output-names = "sd_sd4clk";
|
|
};
|
|
|
|
sdhci: mmc@52300000 {
|
|
compatible = "socionext,synquacer-sdhci", "fujitsu,mb86s70-sdhci-3.0";
|
|
reg = <0 0x52300000 0x0 0x1000>;
|
|
interrupts = <GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH>;
|
|
bus-width = <8>;
|
|
cap-mmc-highspeed;
|
|
fujitsu,cmd-dat-delay-select;
|
|
clocks = <&clk_alw_c_0 &clk_alw_b_0>;
|
|
clock-names = "core", "iface";
|
|
dma-coherent;
|
|
status = "disabled";
|
|
};
|
|
|
|
clk_alw_1_8: spi_ihclk {
|
|
compatible = "fixed-clock";
|
|
#clock-cells = <0>;
|
|
clock-frequency = <125000000>;
|
|
clock-output-names = "iHCLK";
|
|
};
|
|
|
|
spi: spi@54810000 {
|
|
compatible = "socionext,synquacer-spi";
|
|
reg = <0x0 0x54810000 0x0 0x1000>;
|
|
interrupts = <GIC_SPI 160 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 161 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 162 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&clk_alw_1_8>;
|
|
clock-names = "iHCLK";
|
|
socionext,use-rtm;
|
|
socionext,set-aces;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
status = "disabled";
|
|
};
|
|
|
|
clk_i2c: i2c_pclk {
|
|
compatible = "fixed-clock";
|
|
#clock-cells = <0>;
|
|
clock-frequency = <62500000>;
|
|
clock-output-names = "pclk";
|
|
};
|
|
|
|
i2c: i2c@51210000 {
|
|
compatible = "socionext,synquacer-i2c";
|
|
reg = <0x0 0x51210000 0x0 0x1000>;
|
|
interrupts = <GIC_SPI 165 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&clk_i2c>;
|
|
clock-names = "pclk";
|
|
clock-frequency = <400000>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
};
|
|
|
|
tpm: tpm_tis@10000000 {
|
|
compatible = "socionext,synquacer-tpm-mmio";
|
|
reg = <0x0 0x10000000 0x0 0x5000>;
|
|
status = "disabled";
|
|
};
|
|
|
|
firmware {
|
|
optee {
|
|
compatible = "linaro,optee-tz";
|
|
method = "smc";
|
|
status = "disabled";
|
|
};
|
|
};
|
|
};
|
|
|
|
#include "synquacer-sc2a11-caches.dtsi"
|