mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-30 00:21:06 +00:00
4361220dae
For ECC enabled DDR, we use EDMA to reset all memory values to 0. For K2E/L/H/K the priv ID of 8 was indicative of ARM, but that is not the case for K2G, where it is 1. Unfortunately, ddr3 code had hard coded the privID and had missed identification previously. Fix the same, else unforeseen behavior can be expected in our reset of DDR contents to 0 for ECC enablement. Signed-off-by: Nishanth Menon <nm@ti.com> Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com> Reviewed-by: Tom Rini <trini@konsulko.com> |
||
---|---|---|
.. | ||
include/mach | ||
clock.c | ||
cmd_clock.c | ||
cmd_ddr3.c | ||
cmd_mon.c | ||
cmd_poweroff.c | ||
config.mk | ||
ddr3.c | ||
ddr3_spd.c | ||
init.c | ||
Kconfig | ||
keystone.c | ||
Makefile | ||
mon.c | ||
msmc.c | ||
psc.c |