mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-12 22:33:18 +00:00
1221ce459d
Now, arch/${ARCH}/include/asm/errno.h and include/linux/errno.h have
the same content. (both just wrap <asm-generic/errno.h>)
Replace all include directives for <asm/errno.h> with <linux/errno.h>.
Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
[trini: Fixup include/clk.]
Signed-off-by: Tom Rini <trini@konsulko.com>
72 lines
2.1 KiB
C
72 lines
2.1 KiB
C
/*
|
|
* Copyright (C) 2006 Freescale Semiconductor, Inc.
|
|
*
|
|
* Dave Liu <daveliu@freescale.com>
|
|
* based on source code of Shlomi Gridish
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <linux/errno.h>
|
|
#include <asm/io.h>
|
|
#include <asm/immap_85xx.h>
|
|
|
|
#if defined(CONFIG_QE) && !defined(CONFIG_U_QE)
|
|
#define NUM_OF_PINS 32
|
|
void qe_config_iopin(u8 port, u8 pin, int dir, int open_drain, int assign)
|
|
{
|
|
u32 pin_2bit_mask;
|
|
u32 pin_2bit_dir;
|
|
u32 pin_2bit_assign;
|
|
u32 pin_1bit_mask;
|
|
u32 tmp_val;
|
|
volatile ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR);
|
|
volatile par_io_t *par_io = (volatile par_io_t *)
|
|
&(gur->qe_par_io);
|
|
|
|
/* Caculate pin location and 2bit mask and dir */
|
|
pin_2bit_mask = (u32)(0x3 << (NUM_OF_PINS-(pin%(NUM_OF_PINS/2)+1)*2));
|
|
pin_2bit_dir = (u32)(dir << (NUM_OF_PINS-(pin%(NUM_OF_PINS/2)+1)*2));
|
|
|
|
/* Setup the direction */
|
|
tmp_val = (pin > (NUM_OF_PINS/2) - 1) ? \
|
|
in_be32(&par_io[port].cpdir2) :
|
|
in_be32(&par_io[port].cpdir1);
|
|
|
|
if (pin > (NUM_OF_PINS/2) -1) {
|
|
out_be32(&par_io[port].cpdir2, ~pin_2bit_mask & tmp_val);
|
|
out_be32(&par_io[port].cpdir2, pin_2bit_dir | tmp_val);
|
|
} else {
|
|
out_be32(&par_io[port].cpdir1, ~pin_2bit_mask & tmp_val);
|
|
out_be32(&par_io[port].cpdir1, pin_2bit_dir | tmp_val);
|
|
}
|
|
|
|
/* Calculate pin location for 1bit mask */
|
|
pin_1bit_mask = (u32)(1 << (NUM_OF_PINS - (pin+1)));
|
|
|
|
/* Setup the open drain */
|
|
tmp_val = in_be32(&par_io[port].cpodr);
|
|
if (open_drain)
|
|
out_be32(&par_io[port].cpodr, pin_1bit_mask | tmp_val);
|
|
else
|
|
out_be32(&par_io[port].cpodr, ~pin_1bit_mask & tmp_val);
|
|
|
|
/* Setup the assignment */
|
|
tmp_val = (pin > (NUM_OF_PINS/2) - 1) ?
|
|
in_be32(&par_io[port].cppar2):
|
|
in_be32(&par_io[port].cppar1);
|
|
pin_2bit_assign = (u32)(assign
|
|
<< (NUM_OF_PINS - (pin%(NUM_OF_PINS/2)+1)*2));
|
|
|
|
/* Clear and set 2 bits mask */
|
|
if (pin > (NUM_OF_PINS/2) - 1) {
|
|
out_be32(&par_io[port].cppar2, ~pin_2bit_mask & tmp_val);
|
|
out_be32(&par_io[port].cppar2, pin_2bit_assign | tmp_val);
|
|
} else {
|
|
out_be32(&par_io[port].cppar1, ~pin_2bit_mask & tmp_val);
|
|
out_be32(&par_io[port].cppar1, pin_2bit_assign | tmp_val);
|
|
}
|
|
}
|
|
|
|
#endif /* CONFIG_QE */
|