mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-16 17:58:23 +00:00
3ab9598df7
After some thought, I believe there is an unfortunate naming flaw in binman. Entries have a position and size, but now that we support hierarchical sections it is unclear whether a position should be an absolute position within the image, or a relative position within its parent section. At present 'position' actually means the relative position. This indicates a need for an 'image position' for code that wants to find the location of an entry without having to do calculations back through parents to discover this image position. A better name for the current 'position' or 'pos' is 'offset'. It is not always an absolute position, but it is always an offset from its parent offset. It is unfortunate to rename this concept now, 18 months after binman was introduced. However I believe it is the right thing to do. The impact is mostly limited to binman itself and a few changes to in-tree users to binman: tegra sunxi x86 The change makes old binman definitions (e.g. downstream or out-of-tree) incompatible if they use the 'pos = <...>' property. Later work will adjust binman to generate an error when it is used. Signed-off-by: Simon Glass <sjg@chromium.org>
91 lines
1.6 KiB
Text
91 lines
1.6 KiB
Text
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright (C) 2016 Google, Inc
|
|
* Written by Simon Glass <sjg@chromium.org>
|
|
*/
|
|
|
|
#include <config.h>
|
|
|
|
#ifdef CONFIG_ROM_SIZE
|
|
/ {
|
|
binman {
|
|
filename = "u-boot.rom";
|
|
end-at-4gb;
|
|
sort-by-offset;
|
|
pad-byte = <0xff>;
|
|
size = <CONFIG_ROM_SIZE>;
|
|
#ifdef CONFIG_HAVE_INTEL_ME
|
|
intel-descriptor {
|
|
filename = CONFIG_FLASH_DESCRIPTOR_FILE;
|
|
};
|
|
intel-me {
|
|
filename = CONFIG_INTEL_ME_FILE;
|
|
};
|
|
#endif
|
|
#ifdef CONFIG_SPL
|
|
u-boot-spl-with-ucode-ptr {
|
|
offset = <CONFIG_SPL_TEXT_BASE>;
|
|
};
|
|
|
|
u-boot-dtb-with-ucode2 {
|
|
type = "u-boot-dtb-with-ucode";
|
|
};
|
|
u-boot {
|
|
offset = <0xfff00000>;
|
|
};
|
|
#else
|
|
u-boot-with-ucode-ptr {
|
|
offset = <CONFIG_SYS_TEXT_BASE>;
|
|
};
|
|
#endif
|
|
u-boot-dtb-with-ucode {
|
|
};
|
|
u-boot-ucode {
|
|
align = <16>;
|
|
};
|
|
#ifdef CONFIG_HAVE_MRC
|
|
intel-mrc {
|
|
offset = <CONFIG_X86_MRC_ADDR>;
|
|
};
|
|
#endif
|
|
#ifdef CONFIG_HAVE_FSP
|
|
intel-fsp {
|
|
filename = CONFIG_FSP_FILE;
|
|
offset = <CONFIG_FSP_ADDR>;
|
|
};
|
|
#endif
|
|
#ifdef CONFIG_HAVE_CMC
|
|
intel-cmc {
|
|
filename = CONFIG_CMC_FILE;
|
|
offset = <CONFIG_CMC_ADDR>;
|
|
};
|
|
#endif
|
|
#ifdef CONFIG_HAVE_VGA_BIOS
|
|
intel-vga {
|
|
filename = CONFIG_VGA_BIOS_FILE;
|
|
offset = <CONFIG_VGA_BIOS_ADDR>;
|
|
};
|
|
#endif
|
|
#ifdef CONFIG_HAVE_VBT
|
|
intel-vbt {
|
|
filename = CONFIG_VBT_FILE;
|
|
offset = <CONFIG_VBT_ADDR>;
|
|
};
|
|
#endif
|
|
#ifdef CONFIG_HAVE_REFCODE
|
|
intel-refcode {
|
|
offset = <CONFIG_X86_REFCODE_ADDR>;
|
|
};
|
|
#endif
|
|
#ifdef CONFIG_SPL
|
|
x86-start16-spl {
|
|
offset = <CONFIG_SYS_X86_START16>;
|
|
};
|
|
#else
|
|
x86-start16 {
|
|
offset = <CONFIG_SYS_X86_START16>;
|
|
};
|
|
#endif
|
|
};
|
|
};
|
|
#endif
|