mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-11 07:34:31 +00:00
0935cac685
The header file for the driver should be in correct place. So move it to "arch/arm/include/asm/ti-common/keystone_net.h" and correct driver's external dependencies. At the same time align and correct some definitions. Acked-by: Murali Karicheri <m-karicheri2@ti.com> Signed-off-by: Ivan Khoronzhuk <ivan.khoronzhuk@ti.com>
114 lines
2.1 KiB
C
114 lines
2.1 KiB
C
/*
|
|
* K2HK EVM : Board initialization
|
|
*
|
|
* (C) Copyright 2012-2014
|
|
* Texas Instruments Incorporated, <www.ti.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/arch/clock.h>
|
|
#include <asm/arch/hardware.h>
|
|
#include <asm/ti-common/keystone_net.h>
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
unsigned int external_clk[ext_clk_count] = {
|
|
[sys_clk] = 122880000,
|
|
[alt_core_clk] = 125000000,
|
|
[pa_clk] = 122880000,
|
|
[tetris_clk] = 125000000,
|
|
[ddr3a_clk] = 100000000,
|
|
[ddr3b_clk] = 100000000,
|
|
[mcm_clk] = 312500000,
|
|
[pcie_clk] = 100000000,
|
|
[sgmii_srio_clk] = 156250000,
|
|
[xgmii_clk] = 156250000,
|
|
[usb_clk] = 100000000,
|
|
[rp1_clk] = 123456789
|
|
};
|
|
|
|
static struct pll_init_data core_pll_config[] = {
|
|
CORE_PLL_799,
|
|
CORE_PLL_999,
|
|
CORE_PLL_1200,
|
|
};
|
|
|
|
static struct pll_init_data tetris_pll_config[] = {
|
|
TETRIS_PLL_800,
|
|
TETRIS_PLL_1000,
|
|
TETRIS_PLL_1200,
|
|
TETRIS_PLL_1350,
|
|
TETRIS_PLL_1400,
|
|
};
|
|
|
|
static struct pll_init_data pa_pll_config =
|
|
PASS_PLL_983;
|
|
|
|
#ifdef CONFIG_DRIVER_TI_KEYSTONE_NET
|
|
struct eth_priv_t eth_priv_cfg[] = {
|
|
{
|
|
.int_name = "K2HK_EMAC",
|
|
.rx_flow = 22,
|
|
.phy_addr = 0,
|
|
.slave_port = 1,
|
|
.sgmii_link_type = SGMII_LINK_MAC_PHY,
|
|
},
|
|
{
|
|
.int_name = "K2HK_EMAC1",
|
|
.rx_flow = 23,
|
|
.phy_addr = 1,
|
|
.slave_port = 2,
|
|
.sgmii_link_type = SGMII_LINK_MAC_PHY,
|
|
},
|
|
{
|
|
.int_name = "K2HK_EMAC2",
|
|
.rx_flow = 24,
|
|
.phy_addr = 2,
|
|
.slave_port = 3,
|
|
.sgmii_link_type = SGMII_LINK_MAC_MAC_FORCED,
|
|
},
|
|
{
|
|
.int_name = "K2HK_EMAC3",
|
|
.rx_flow = 25,
|
|
.phy_addr = 3,
|
|
.slave_port = 4,
|
|
.sgmii_link_type = SGMII_LINK_MAC_MAC_FORCED,
|
|
},
|
|
};
|
|
|
|
int get_num_eth_ports(void)
|
|
{
|
|
return sizeof(eth_priv_cfg) / sizeof(struct eth_priv_t);
|
|
}
|
|
#endif
|
|
|
|
#ifdef CONFIG_BOARD_EARLY_INIT_F
|
|
int board_early_init_f(void)
|
|
{
|
|
int speed;
|
|
|
|
speed = get_max_dev_speed();
|
|
init_pll(&core_pll_config[speed]);
|
|
|
|
init_pll(&pa_pll_config);
|
|
|
|
speed = get_max_arm_speed();
|
|
init_pll(&tetris_pll_config[speed]);
|
|
|
|
return 0;
|
|
}
|
|
#endif
|
|
|
|
#ifdef CONFIG_SPL_BUILD
|
|
static struct pll_init_data spl_pll_config[] = {
|
|
CORE_PLL_799,
|
|
TETRIS_PLL_500,
|
|
};
|
|
|
|
void spl_init_keystone_plls(void)
|
|
{
|
|
init_plls(ARRAY_SIZE(spl_pll_config), spl_pll_config);
|
|
}
|
|
#endif
|