Trent Piepho f62fb99941 Fix all linker script to handle all rodata sections ... A recent gcc added a new unaligned rodata section called '.rodata.str1.1', which needs to be added the the linker script. Instead of just adding this one section, we use a wildcard ".rodata*" to get all rodata linker section gcc has now and might add in the future. However, '*(.rodata*)' by itself will result in sub-optimal section ordering. The sections will be sorted by object file, which causes extra padding between the unaligned rodata.str.1.1 of one object file and the aligned rodata of the next object file. This is easy to fix by using the SORT_BY_ALIGNMENT command. This patch has not be tested one most of the boards modified. Some boards have a linker script that looks something like this: *(.text) . = ALIGN(16); *(.rodata) *(.rodata.str1.4) *(.eh_frame) I change this to: *(.text) . = ALIGN(16); *(.eh_frame) *(SORT_BY_ALIGNMENT(SORT_BY_NAME(.rodata*))) This means the start of rodata will no longer be 16 bytes aligned. However, the boundary between text and rodata/eh_frame is still aligned to 16 bytes, which is what I think the real purpose of the ALIGN call is. Signed-off-by: Trent Piepho <xyzzy@speakeasy.org>		2009-03-20 22:39:12 +01:00
..
config.mk	Move the MPC8540 ADS board under board/freescale.	2007-12-11 22:34:20 -06:00
ddr.c	fsl-ddr: use the 1T timing as default configuration	2009-01-23 17:03:14 -06:00
law.c	85xx: Use CONFIG_SYS_{PCI*,RIO*}_MEM_PHYS for physical address on FSL boards	2009-01-23 17:03:13 -06:00
Makefile	FSL DDR: Convert MPC8540ADS to new DDR code.	2008-08-27 11:43:48 -05:00
mpc8540ads.c	mpc8xxx: LCRR[CLKDIV] is sometimes five bits	2008-12-19 18:20:25 -06:00
tlb.c	85xx: Introduce CONFIG_SYS_PCI*_MEM_VIRT for FSL boards	2009-01-23 17:03:13 -06:00
u-boot.lds	Fix all linker script to handle all rodata sections	2009-03-20 22:39:12 +01:00