mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-15 15:53:02 +00:00
5b70caa6a4
Sync with kernel v6.7-rc1 and sync up the u-boot dts files accordingly. Signed-off-by: Nishanth Menon <nm@ti.com>
189 lines
2.3 KiB
Text
189 lines
2.3 KiB
Text
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Common AM62A EVM dts file for SPLs
|
|
* Copyright (C) 2022 Texas Instruments Incorporated - https://www.ti.com/
|
|
*/
|
|
|
|
#include "k3-am62a-sk-binman.dtsi"
|
|
|
|
/ {
|
|
chosen {
|
|
stdout-path = "serial2:115200n8";
|
|
tick-timer = &main_timer0;
|
|
};
|
|
|
|
memory@80000000 {
|
|
bootph-all;
|
|
};
|
|
};
|
|
|
|
&main_timer0 {
|
|
bootph-all;
|
|
};
|
|
|
|
&cbass_main {
|
|
bootph-all;
|
|
};
|
|
|
|
&dmss {
|
|
bootph-all;
|
|
};
|
|
|
|
&secure_proxy_main {
|
|
bootph-all;
|
|
};
|
|
|
|
&dmsc {
|
|
bootph-all;
|
|
};
|
|
|
|
&k3_pds {
|
|
bootph-all;
|
|
};
|
|
|
|
&k3_clks {
|
|
bootph-all;
|
|
};
|
|
|
|
&k3_reset {
|
|
bootph-all;
|
|
};
|
|
|
|
&wkup_conf {
|
|
bootph-all;
|
|
};
|
|
|
|
&chipid {
|
|
bootph-all;
|
|
};
|
|
|
|
&main_pmx0 {
|
|
bootph-all;
|
|
};
|
|
|
|
&main_uart0 {
|
|
bootph-all;
|
|
};
|
|
|
|
&main_uart0_pins_default {
|
|
bootph-all;
|
|
};
|
|
|
|
&cbass_mcu {
|
|
bootph-all;
|
|
};
|
|
|
|
&cbass_wakeup {
|
|
bootph-all;
|
|
};
|
|
|
|
&mcu_pmx0 {
|
|
bootph-all;
|
|
};
|
|
|
|
&main_gpio0 {
|
|
bootph-all;
|
|
};
|
|
|
|
&main_i2c0 {
|
|
bootph-all;
|
|
};
|
|
|
|
&main_i2c0_pins_default {
|
|
bootph-all;
|
|
};
|
|
|
|
&main_i2c1 {
|
|
bootph-all;
|
|
};
|
|
|
|
&main_i2c1_pins_default {
|
|
bootph-all;
|
|
};
|
|
|
|
&exp1 {
|
|
bootph-all;
|
|
};
|
|
|
|
&sdhci1 {
|
|
bootph-all;
|
|
};
|
|
|
|
&main_mmc1_pins_default {
|
|
bootph-all;
|
|
};
|
|
|
|
&k3_reset {
|
|
bootph-all;
|
|
};
|
|
|
|
&dmsc {
|
|
bootph-all;
|
|
k3_sysreset: sysreset-controller {
|
|
compatible = "ti,sci-sysreset";
|
|
bootph-all;
|
|
};
|
|
};
|
|
|
|
&vdd_mmc1 {
|
|
bootph-all;
|
|
};
|
|
|
|
&main_bcdma {
|
|
reg = <0x00 0x485c0100 0x00 0x100>,
|
|
<0x00 0x4c000000 0x00 0x20000>,
|
|
<0x00 0x4a820000 0x00 0x20000>,
|
|
<0x00 0x4aa40000 0x00 0x20000>,
|
|
<0x00 0x4bc00000 0x00 0x100000>,
|
|
<0x00 0x48600000 0x00 0x8000>,
|
|
<0x00 0x484a4000 0x00 0x2000>,
|
|
<0x00 0x484c2000 0x00 0x2000>;
|
|
reg-names = "gcfg", "bchanrt", "rchanrt", "tchanrt",
|
|
"ringrt" , "cfg", "tchan", "rchan";
|
|
bootph-all;
|
|
};
|
|
|
|
&main_pktdma {
|
|
reg = <0x00 0x485c0000 0x00 0x100>,
|
|
<0x00 0x4a800000 0x00 0x20000>,
|
|
<0x00 0x4aa00000 0x00 0x20000>,
|
|
<0x00 0x4b800000 0x00 0x200000>,
|
|
<0x00 0x485e0000 0x00 0x10000>,
|
|
<0x00 0x484a0000 0x00 0x2000>,
|
|
<0x00 0x484c0000 0x00 0x2000>,
|
|
<0x00 0x48430000 0x00 0x1000>;
|
|
reg-names = "gcfg", "rchanrt", "tchanrt", "ringrt",
|
|
"cfg", "tchan", "rchan", "rflow";
|
|
bootph-all;
|
|
};
|
|
|
|
&main_mdio1_pins_default {
|
|
bootph-all;
|
|
};
|
|
|
|
&cpsw3g_mdio {
|
|
bootph-all;
|
|
};
|
|
|
|
&cpsw3g_phy0 {
|
|
bootph-all;
|
|
};
|
|
|
|
&main_rgmii1_pins_default {
|
|
bootph-all;
|
|
};
|
|
|
|
&phy_gmii_sel {
|
|
bootph-all;
|
|
};
|
|
|
|
&cpsw3g {
|
|
bootph-all;
|
|
ethernet-ports {
|
|
bootph-all;
|
|
};
|
|
};
|
|
|
|
&cpsw_port1 {
|
|
bootph-all;
|
|
};
|