mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-16 08:13:17 +00:00
8900e2bbec
The current ae350-related defconfigs could also support newer Andes CPU IP, so modify the names of CPU from ax25 to andesv5, and board name from ax25-ae350 to ae350. Signed-off-by: Leo Yu-Chi Liang <ycliang@andestech.com> Reviewed-by: Yu Chien Peter Lin <peterlin@andestech.com> Reviewed-by: Rick Chen <rick@andestech.com>
50 lines
1.1 KiB
C
50 lines
1.1 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright (C) 2023 Andes Technology Corporation
|
|
* Rick Chen, Andes Technology Corporation <rick@andestech.com>
|
|
*/
|
|
|
|
/* CPU specific code */
|
|
#include <common.h>
|
|
#include <cpu_func.h>
|
|
#include <irq_func.h>
|
|
#include <asm/cache.h>
|
|
#include <asm/csr.h>
|
|
#include <asm/arch-andes/csr.h>
|
|
|
|
/*
|
|
* cleanup_before_linux() is called just before we call linux
|
|
* it prepares the processor for linux
|
|
*
|
|
* we disable interrupt and caches.
|
|
*/
|
|
int cleanup_before_linux(void)
|
|
{
|
|
disable_interrupts();
|
|
|
|
cache_flush();
|
|
|
|
return 0;
|
|
}
|
|
|
|
void harts_early_init(void)
|
|
{
|
|
/* Enable I/D-cache in SPL */
|
|
if (CONFIG_IS_ENABLED(RISCV_MMODE)) {
|
|
unsigned long mcache_ctl_val = csr_read(CSR_MCACHE_CTL);
|
|
|
|
mcache_ctl_val |= (MCACHE_CTL_DC_COHEN | MCACHE_CTL_IC_EN |
|
|
MCACHE_CTL_DC_EN | MCACHE_CTL_CCTL_SUEN);
|
|
|
|
csr_write(CSR_MCACHE_CTL, mcache_ctl_val);
|
|
|
|
/*
|
|
* Check mcache_ctl.DC_COHEN, we assume this platform does
|
|
* not support CM if the bit is hard-wired to 0.
|
|
*/
|
|
if (csr_read(CSR_MCACHE_CTL) & MCACHE_CTL_DC_COHEN) {
|
|
/* Wait for DC_COHSTA bit to be set */
|
|
while (!(csr_read(CSR_MCACHE_CTL) & MCACHE_CTL_DC_COHSTA));
|
|
}
|
|
}
|
|
}
|