mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-11 15:37:23 +00:00
012522fef3
Consolidate ATA, ePORT, QSPI, FlexCan, PWM, RNG, MDHA, SKHA, INTC, and FlexBus structures and definitions in immap_5xxx.h to more unify modules header files. Append DSPI support for m547x_8x. SSI cleanup. Remove USB Host structure from immap_539.h. Apply changes to use FlexBus structures in mcf52x2's cpu_init.c and platform configuration files. Signed-off-by: TsiChung Liew <Tsi-Chung.Liew@freescale.com>
261 lines
8.1 KiB
C
261 lines
8.1 KiB
C
/*
|
|
* Configuation settings for the BuS EB+MCF-EV123 boards.
|
|
*
|
|
* (C) Copyright 2005 BuS Elektronik GmbH & Co.KG <esw@bus-elektonik.de>
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
#ifndef _CONFIG_EB_MCF_EV123_H_
|
|
#define _CONFIG_EB_MCF_EV123_H_
|
|
|
|
#define CONFIG_EB_MCF_EV123
|
|
|
|
#undef CONFIG_SYS_HALT_BEFOR_RAM_JUMP
|
|
|
|
/*
|
|
* High Level Configuration Options (easy to change)
|
|
*/
|
|
|
|
#define CONFIG_MCF52x2 /* define processor family */
|
|
#define CONFIG_M5282 /* define processor type */
|
|
|
|
#define CONFIG_MISC_INIT_R
|
|
|
|
#define CONFIG_MCFUART
|
|
#define CONFIG_SYS_UART_PORT (0)
|
|
#define CONFIG_BAUDRATE 9600
|
|
#define CONFIG_SYS_BAUDRATE_TABLE { 9600 , 19200 , 38400 , 57600, 115200 }
|
|
|
|
#undef CONFIG_MONITOR_IS_IN_RAM /* define if monitor is started from a pre-loader */
|
|
|
|
#define CONFIG_BOOTCOMMAND "printenv"
|
|
|
|
/* Configuration for environment
|
|
* Environment is embedded in u-boot in the second sector of the flash
|
|
*/
|
|
#ifndef CONFIG_MONITOR_IS_IN_RAM
|
|
#define CONFIG_ENV_ADDR 0xF003C000 /* End of 256K */
|
|
#define CONFIG_ENV_SECT_SIZE 0x4000
|
|
#define CONFIG_ENV_IS_IN_FLASH 1
|
|
/*
|
|
#define CONFIG_ENV_IS_EMBEDDED 1
|
|
#define CONFIG_ENV_ADDR_REDUND 0xF0018000
|
|
#define CONFIG_ENV_SECT_SIZE_REDUND 0x4000
|
|
*/
|
|
#else
|
|
#define CONFIG_ENV_ADDR 0xFFE04000
|
|
#define CONFIG_ENV_SECT_SIZE 0x2000
|
|
#define CONFIG_ENV_IS_IN_FLASH 1
|
|
#endif
|
|
|
|
|
|
/*
|
|
* BOOTP options
|
|
*/
|
|
#define CONFIG_BOOTP_BOOTFILESIZE
|
|
#define CONFIG_BOOTP_BOOTPATH
|
|
#define CONFIG_BOOTP_GATEWAY
|
|
#define CONFIG_BOOTP_HOSTNAME
|
|
|
|
|
|
/*
|
|
* Command line configuration.
|
|
*/
|
|
#include <config_cmd_default.h>
|
|
|
|
#undef CONFIG_CMD_LOADB
|
|
#define CONFIG_CMD_MII
|
|
#define CONFIG_CMD_NET
|
|
|
|
#define CONFIG_MCFTMR
|
|
|
|
#define CONFIG_MCFFEC
|
|
#ifdef CONFIG_MCFFEC
|
|
# define CONFIG_NET_MULTI 1
|
|
# define CONFIG_MII 1
|
|
# define CONFIG_MII_INIT 1
|
|
# define CONFIG_SYS_DISCOVER_PHY
|
|
# define CONFIG_SYS_RX_ETH_BUFFER 8
|
|
# define CONFIG_SYS_FAULT_ECHO_LINK_DOWN
|
|
|
|
# define CONFIG_SYS_FEC0_PINMUX 0
|
|
# define CONFIG_SYS_FEC0_MIIBASE CONFIG_SYS_FEC0_IOBASE
|
|
# define MCFFEC_TOUT_LOOP 50000
|
|
/* If CONFIG_SYS_DISCOVER_PHY is not defined - hardcoded */
|
|
# ifndef CONFIG_SYS_DISCOVER_PHY
|
|
# define FECDUPLEX FULL
|
|
# define FECSPEED _100BASET
|
|
# else
|
|
# ifndef CONFIG_SYS_FAULT_ECHO_LINK_DOWN
|
|
# define CONFIG_SYS_FAULT_ECHO_LINK_DOWN
|
|
# endif
|
|
# endif /* CONFIG_SYS_DISCOVER_PHY */
|
|
#endif
|
|
|
|
#ifdef CONFIG_MCFFEC
|
|
# define CONFIG_ETHADDR 00:CF:52:82:EB:01
|
|
# define CONFIG_IPADDR 192.162.1.2
|
|
# define CONFIG_NETMASK 255.255.255.0
|
|
# define CONFIG_SERVERIP 192.162.1.1
|
|
# define CONFIG_GATEWAYIP 192.162.1.1
|
|
# define CONFIG_OVERWRITE_ETHADDR_ONCE
|
|
#endif /* CONFIG_MCFFEC */
|
|
|
|
#define CONFIG_BOOTDELAY 5
|
|
#define CONFIG_SYS_PROMPT "\nEV123 U-Boot> "
|
|
#define CONFIG_SYS_LONGHELP /* undef to save memory */
|
|
|
|
#if defined(CONFIG_CMD_KGDB)
|
|
#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
|
|
#else
|
|
#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
|
|
#endif
|
|
#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
|
|
#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
|
|
#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
|
|
|
|
#define CONFIG_SYS_LOAD_ADDR 0x20000
|
|
|
|
#define CONFIG_SYS_MEMTEST_START 0x100000
|
|
#define CONFIG_SYS_MEMTEST_END 0x400000
|
|
/*#define CONFIG_SYS_DRAM_TEST 1 */
|
|
#undef CONFIG_SYS_DRAM_TEST
|
|
|
|
/* Clock and PLL Configuration */
|
|
#define CONFIG_SYS_HZ 10000000
|
|
#define CONFIG_SYS_CLK 58982400 /* 9,8304MHz * 6 */
|
|
|
|
/* PLL Configuration: Ext Clock * 6 (see table 9-4 of MCF user manual) */
|
|
|
|
#define CONFIG_SYS_MFD 0x01 /* PLL Multiplication Factor Devider */
|
|
#define CONFIG_SYS_RFD 0x00 /* PLL Reduce Frecuency Devider */
|
|
|
|
/*
|
|
* Low Level Configuration Settings
|
|
* (address mappings, register initial values, etc.)
|
|
* You should know what you are doing if you make changes here.
|
|
*/
|
|
#define CONFIG_SYS_MBAR 0x40000000
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* Definitions for initial stack pointer and data area (in DPRAM)
|
|
*/
|
|
#define CONFIG_SYS_INIT_RAM_ADDR 0x20000000
|
|
#define CONFIG_SYS_INIT_RAM_END 0x10000 /* End of used area in internal SRAM */
|
|
#define CONFIG_SYS_GBL_DATA_SIZE 64 /* size in bytes reserved for initial data */
|
|
#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_END - CONFIG_SYS_GBL_DATA_SIZE)
|
|
#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* Start addresses for the final memory configuration
|
|
* (Set up by the startup code)
|
|
* Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
|
|
*/
|
|
#define CONFIG_SYS_SDRAM_BASE1 0x00000000
|
|
#define CONFIG_SYS_SDRAM_SIZE1 16 /* SDRAM size in MB */
|
|
|
|
/*
|
|
#define CONFIG_SYS_SDRAM_BASE0 CONFIG_SYS_SDRAM_BASE1+CONFIG_SYS_SDRAM_SIZE1*1024*1024
|
|
#define CONFIG_SYS_SDRAM_SIZE0 16 */ /* SDRAM size in MB */
|
|
|
|
#define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_SDRAM_BASE1
|
|
#define CONFIG_SYS_SDRAM_SIZE CONFIG_SYS_SDRAM_SIZE1
|
|
|
|
#define CONFIG_SYS_FLASH_BASE CONFIG_SYS_CS0_BASE
|
|
#define CONFIG_SYS_INT_FLASH_BASE 0xF0000000
|
|
#define CONFIG_SYS_INT_FLASH_ENABLE 0x21
|
|
|
|
/* If M5282 port is fully implemented the monitor base will be behind
|
|
* the vector table. */
|
|
#if (TEXT_BASE != CONFIG_SYS_INT_FLASH_BASE)
|
|
#define CONFIG_SYS_MONITOR_BASE (TEXT_BASE + 0x400)
|
|
#else
|
|
#define CONFIG_SYS_MONITOR_BASE (TEXT_BASE + 0x418) /* 24 Byte for CFM-Config */
|
|
#endif
|
|
|
|
#define CONFIG_SYS_MONITOR_LEN 0x20000
|
|
#define CONFIG_SYS_MALLOC_LEN (256 << 10)
|
|
#define CONFIG_SYS_BOOTPARAMS_LEN 64*1024
|
|
|
|
/*
|
|
* For booting Linux, the board info and command line data
|
|
* have to be in the first 8 MB of memory, since this is
|
|
* the maximum mapped by the Linux kernel during initialization ??
|
|
*/
|
|
#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* FLASH organization
|
|
*/
|
|
#define CONFIG_SYS_MAX_FLASH_SECT 35
|
|
#define CONFIG_SYS_MAX_FLASH_BANKS 2
|
|
#define CONFIG_SYS_FLASH_ERASE_TOUT 10000000
|
|
#define CONFIG_SYS_FLASH_PROTECTION
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* Cache Configuration
|
|
*/
|
|
#define CONFIG_SYS_CACHELINE_SIZE 16
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* Memory bank definitions
|
|
*/
|
|
|
|
#define CONFIG_SYS_CS0_BASE 0xFFE00000
|
|
#define CONFIG_SYS_CS0_CTRL 0x00001980
|
|
#define CONFIG_SYS_CS0_MASK 0x001F0001
|
|
|
|
#define CONFIG_SYS_CS3_BASE 0xE0000000
|
|
#define CONFIG_SYS_CS0_CTRL 0x00001980
|
|
#define CONFIG_SYS_CS3_MASK 0x000F0001
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* Port configuration
|
|
*/
|
|
#define CONFIG_SYS_PACNT 0x0000000 /* Port A D[31:24] */
|
|
#define CONFIG_SYS_PADDR 0x0000000
|
|
#define CONFIG_SYS_PADAT 0x0000000
|
|
|
|
#define CONFIG_SYS_PBCNT 0x0000000 /* Port B D[23:16] */
|
|
#define CONFIG_SYS_PBDDR 0x0000000
|
|
#define CONFIG_SYS_PBDAT 0x0000000
|
|
|
|
#define CONFIG_SYS_PCCNT 0x0000000 /* Port C D[15:08] */
|
|
#define CONFIG_SYS_PCDDR 0x0000000
|
|
#define CONFIG_SYS_PCDAT 0x0000000
|
|
|
|
#define CONFIG_SYS_PDCNT 0x0000000 /* Port D D[07:00] */
|
|
#define CONFIG_SYS_PCDDR 0x0000000
|
|
#define CONFIG_SYS_PCDAT 0x0000000
|
|
|
|
#define CONFIG_SYS_PEHLPAR 0xC0
|
|
#define CONFIG_SYS_PUAPAR 0x0F /* UA0..UA3 = Uart 0 +1 */
|
|
#define CONFIG_SYS_DDRUA 0x05
|
|
#define CONFIG_SYS_PJPAR 0xFF
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* CCM configuration
|
|
*/
|
|
|
|
#define CONFIG_SYS_CCM_SIZ 0
|
|
|
|
/*---------------------------------------------------------------------*/
|
|
#endif /* _CONFIG_M5282EVB_H */
|
|
/*---------------------------------------------------------------------*/
|