mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-14 17:07:38 +00:00
9bd954ab8a
The OrangePi R1 Plus LTS is a minor variant of OrangePi R1 Plus with the on-board NIC chip changed from rtl8211e to yt8531c, and RAM type changed from DDR4 to LPDDR3. The device tree is taken from kernel v6.4-rc1. Signed-off-by: Tianling Shen <cnsztl@gmail.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
40 lines
881 B
Text
40 lines
881 B
Text
// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
|
|
/*
|
|
* Copyright (c) 2016 Xunlong Software. Co., Ltd.
|
|
* (http://www.orangepi.org)
|
|
*
|
|
* Copyright (c) 2021-2023 Tianling Shen <cnsztl@gmail.com>
|
|
*/
|
|
|
|
/dts-v1/;
|
|
#include "rk3328-orangepi-r1-plus.dts"
|
|
|
|
/ {
|
|
model = "Xunlong Orange Pi R1 Plus LTS";
|
|
compatible = "xunlong,orangepi-r1-plus-lts", "rockchip,rk3328";
|
|
};
|
|
|
|
&gmac2io {
|
|
phy-handle = <&yt8531c>;
|
|
tx_delay = <0x19>;
|
|
rx_delay = <0x05>;
|
|
|
|
mdio {
|
|
/delete-node/ ethernet-phy@1;
|
|
|
|
yt8531c: ethernet-phy@0 {
|
|
compatible = "ethernet-phy-ieee802.3-c22";
|
|
reg = <0>;
|
|
|
|
motorcomm,clk-out-frequency-hz = <125000000>;
|
|
motorcomm,keep-pll-enabled;
|
|
motorcomm,auto-sleep-disabled;
|
|
|
|
pinctrl-0 = <ð_phy_reset_pin>;
|
|
pinctrl-names = "default";
|
|
reset-assert-us = <15000>;
|
|
reset-deassert-us = <50000>;
|
|
reset-gpios = <&gpio1 RK_PC2 GPIO_ACTIVE_LOW>;
|
|
};
|
|
};
|
|
};
|