mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-11 22:03:15 +00:00
1a4596601f
Signed-off-by: Wolfgang Denk <wd@denx.de> [trini: Fixup common/cmd_io.c] Signed-off-by: Tom Rini <trini@ti.com>
392 lines
9.1 KiB
C
392 lines
9.1 KiB
C
/*
|
|
* linux/arch/powerpc/kernel/traps.c
|
|
*
|
|
* Copyright (C) 1995-1996 Gary Thomas (gdt@linuxppc.org)
|
|
*
|
|
* Modified by Cort Dougan (cort@cs.nmt.edu)
|
|
* and Paul Mackerras (paulus@cs.anu.edu.au)
|
|
*
|
|
* (C) Copyright 2000
|
|
* Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
/*
|
|
* This file handles the architecture-dependent parts of hardware exceptions
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <command.h>
|
|
#include <kgdb.h>
|
|
#include <asm/processor.h>
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
/* Returns 0 if exception not found and fixup otherwise. */
|
|
extern unsigned long search_exception_table(unsigned long);
|
|
|
|
/* THIS NEEDS CHANGING to use the board info structure.
|
|
*/
|
|
#define END_OF_MEM (gd->bd->bi_memstart + gd->bd->bi_memsize)
|
|
|
|
static __inline__ unsigned long get_esr(void)
|
|
{
|
|
unsigned long val;
|
|
|
|
#if defined(CONFIG_440)
|
|
asm volatile("mfspr %0, 0x03e" : "=r" (val) :);
|
|
#else
|
|
asm volatile("mfesr %0" : "=r" (val) :);
|
|
#endif
|
|
return val;
|
|
}
|
|
|
|
#define ESR_MCI 0x80000000
|
|
#define ESR_PIL 0x08000000
|
|
#define ESR_PPR 0x04000000
|
|
#define ESR_PTR 0x02000000
|
|
#define ESR_DST 0x00800000
|
|
#define ESR_DIZ 0x00400000
|
|
#define ESR_U0F 0x00008000
|
|
|
|
#if defined(CONFIG_CMD_BEDBUG)
|
|
extern void do_bedbug_breakpoint(struct pt_regs *);
|
|
#endif
|
|
|
|
/*
|
|
* Trap & Exception support
|
|
*/
|
|
|
|
static void print_backtrace(unsigned long *sp)
|
|
{
|
|
int cnt = 0;
|
|
unsigned long i;
|
|
|
|
printf("Call backtrace: ");
|
|
while (sp) {
|
|
if ((uint)sp > END_OF_MEM)
|
|
break;
|
|
|
|
i = sp[1];
|
|
if (cnt++ % 7 == 0)
|
|
printf("\n");
|
|
printf("%08lX ", i);
|
|
if (cnt > 32) break;
|
|
sp = (unsigned long *)*sp;
|
|
}
|
|
printf("\n");
|
|
}
|
|
|
|
void show_regs(struct pt_regs *regs)
|
|
{
|
|
int i;
|
|
|
|
printf("NIP: %08lX XER: %08lX LR: %08lX REGS: %p TRAP: %04lx DEAR: %08lX\n",
|
|
regs->nip, regs->xer, regs->link, regs, regs->trap, regs->dar);
|
|
printf("MSR: %08lx EE: %01x PR: %01x FP: %01x ME: %01x IR/DR: %01x%01x\n",
|
|
regs->msr, regs->msr&MSR_EE ? 1 : 0, regs->msr&MSR_PR ? 1 : 0,
|
|
regs->msr & MSR_FP ? 1 : 0,regs->msr&MSR_ME ? 1 : 0,
|
|
regs->msr&MSR_IR ? 1 : 0,
|
|
regs->msr&MSR_DR ? 1 : 0);
|
|
|
|
printf("\n");
|
|
for (i = 0; i < 32; i++) {
|
|
if ((i % 8) == 0) {
|
|
printf("GPR%02d: ", i);
|
|
}
|
|
|
|
printf("%08lX ", regs->gpr[i]);
|
|
if ((i % 8) == 7) {
|
|
printf("\n");
|
|
}
|
|
}
|
|
}
|
|
|
|
|
|
static void _exception(int signr, struct pt_regs *regs)
|
|
{
|
|
show_regs(regs);
|
|
print_backtrace((unsigned long *)regs->gpr[1]);
|
|
panic("Exception");
|
|
}
|
|
|
|
void MachineCheckException(struct pt_regs *regs)
|
|
{
|
|
unsigned long fixup, val;
|
|
#if defined(CONFIG_440EPX) || defined(CONFIG_440GRX)
|
|
u32 value2;
|
|
int corr_ecc = 0;
|
|
int uncorr_ecc = 0;
|
|
#endif
|
|
|
|
if ((fixup = search_exception_table(regs->nip)) != 0) {
|
|
regs->nip = fixup;
|
|
val = mfspr(MCSR);
|
|
/* Clear MCSR */
|
|
mtspr(SPRN_MCSR, val);
|
|
return;
|
|
}
|
|
|
|
#if defined(CONFIG_CMD_KGDB)
|
|
if (debugger_exception_handler && (*debugger_exception_handler)(regs))
|
|
return;
|
|
#endif
|
|
|
|
printf("Machine Check Exception.\n");
|
|
printf("Caused by (from msr): ");
|
|
printf("regs %p ", regs);
|
|
|
|
val = get_esr();
|
|
|
|
#if !defined(CONFIG_440) && !defined(CONFIG_405EX)
|
|
if (val& ESR_IMCP) {
|
|
printf("Instruction");
|
|
mtspr(ESR, val & ~ESR_IMCP);
|
|
} else {
|
|
printf("Data");
|
|
}
|
|
printf(" machine check.\n");
|
|
|
|
#elif defined(CONFIG_440) || defined(CONFIG_405EX)
|
|
if (val& ESR_IMCP){
|
|
printf("Instruction Synchronous Machine Check exception\n");
|
|
mtspr(SPRN_ESR, val & ~ESR_IMCP);
|
|
} else {
|
|
val = mfspr(MCSR);
|
|
if (val & MCSR_IB)
|
|
printf("Instruction Read PLB Error\n");
|
|
#if defined(CONFIG_440)
|
|
if (val & MCSR_DRB)
|
|
printf("Data Read PLB Error\n");
|
|
if (val & MCSR_DWB)
|
|
printf("Data Write PLB Error\n");
|
|
#else
|
|
if (val & MCSR_DB)
|
|
printf("Data PLB Error\n");
|
|
#endif
|
|
if (val & MCSR_TLBP)
|
|
printf("TLB Parity Error\n");
|
|
if (val & MCSR_ICP){
|
|
/*flush_instruction_cache(); */
|
|
printf("I-Cache Parity Error\n");
|
|
}
|
|
if (val & MCSR_DCSP)
|
|
printf("D-Cache Search Parity Error\n");
|
|
if (val & MCSR_DCFP)
|
|
printf("D-Cache Flush Parity Error\n");
|
|
if (val & MCSR_IMPE)
|
|
printf("Machine Check exception is imprecise\n");
|
|
|
|
/* Clear MCSR */
|
|
mtspr(SPRN_MCSR, val);
|
|
}
|
|
|
|
#if defined(CONFIG_DDR_ECC) && defined(CONFIG_SDRAM_PPC4xx_IBM_DDR2)
|
|
/*
|
|
* Read and print ECC status register/info:
|
|
* The faulting address is only known upon uncorrectable ECC
|
|
* errors.
|
|
*/
|
|
mfsdram(SDRAM_ECCES, val);
|
|
if (val & SDRAM_ECCES_CE)
|
|
printf("ECC: Correctable error\n");
|
|
if (val & SDRAM_ECCES_UE) {
|
|
printf("ECC: Uncorrectable error at 0x%02x%08x\n",
|
|
mfdcr(SDRAM_ERRADDULL), mfdcr(SDRAM_ERRADDLLL));
|
|
}
|
|
#endif /* CONFIG_DDR_ECC ... */
|
|
|
|
#if defined(CONFIG_440EPX) || defined(CONFIG_440GRX)
|
|
mfsdram(DDR0_00, val) ;
|
|
printf("DDR0: DDR0_00 %lx\n", val);
|
|
val = (val >> 16) & 0xff;
|
|
if (val & 0x80)
|
|
printf("DDR0: At least one interrupt active\n");
|
|
if (val & 0x40)
|
|
printf("DDR0: DRAM initialization complete.\n");
|
|
if (val & 0x20) {
|
|
printf("DDR0: Multiple uncorrectable ECC events.\n");
|
|
uncorr_ecc = 1;
|
|
}
|
|
if (val & 0x10) {
|
|
printf("DDR0: Single uncorrectable ECC event.\n");
|
|
uncorr_ecc = 1;
|
|
}
|
|
if (val & 0x08) {
|
|
printf("DDR0: Multiple correctable ECC events.\n");
|
|
corr_ecc = 1;
|
|
}
|
|
if (val & 0x04) {
|
|
printf("DDR0: Single correctable ECC event.\n");
|
|
corr_ecc = 1;
|
|
}
|
|
if (val & 0x02)
|
|
printf("Multiple accesses outside the defined"
|
|
" physical memory space detected\n");
|
|
if (val & 0x01)
|
|
printf("DDR0: Single access outside the defined"
|
|
" physical memory space detected.\n");
|
|
|
|
mfsdram(DDR0_01, val);
|
|
val = (val >> 8) & 0x7;
|
|
switch (val ) {
|
|
case 0:
|
|
printf("DDR0: Write Out-of-Range command\n");
|
|
break;
|
|
case 1:
|
|
printf("DDR0: Read Out-of-Range command\n");
|
|
break;
|
|
case 2:
|
|
printf("DDR0: Masked write Out-of-Range command\n");
|
|
break;
|
|
case 4:
|
|
printf("DDR0: Wrap write Out-of-Range command\n");
|
|
break;
|
|
case 5:
|
|
printf("DDR0: Wrap read Out-of-Range command\n");
|
|
break;
|
|
default:
|
|
mfsdram(DDR0_01, value2);
|
|
printf("DDR0: No DDR0 error know 0x%lx %x\n", val, value2);
|
|
}
|
|
mfsdram(DDR0_23, val);
|
|
if (((val >> 16) & 0xff) && corr_ecc)
|
|
printf("DDR0: Syndrome for correctable ECC event 0x%lx\n",
|
|
(val >> 16) & 0xff);
|
|
mfsdram(DDR0_23, val);
|
|
if (((val >> 8) & 0xff) && uncorr_ecc)
|
|
printf("DDR0: Syndrome for uncorrectable ECC event 0x%lx\n",
|
|
(val >> 8) & 0xff);
|
|
mfsdram(DDR0_33, val);
|
|
if (val)
|
|
printf("DDR0: Address of command that caused an "
|
|
"Out-of-Range interrupt %lx\n", val);
|
|
mfsdram(DDR0_34, val);
|
|
if (val && uncorr_ecc)
|
|
printf("DDR0: Address of uncorrectable ECC event %lx\n", val);
|
|
mfsdram(DDR0_35, val);
|
|
if (val && uncorr_ecc)
|
|
printf("DDR0: Address of uncorrectable ECC event %lx\n", val);
|
|
mfsdram(DDR0_36, val);
|
|
if (val && uncorr_ecc)
|
|
printf("DDR0: Data of uncorrectable ECC event 0x%08lx\n", val);
|
|
mfsdram(DDR0_37, val);
|
|
if (val && uncorr_ecc)
|
|
printf("DDR0: Data of uncorrectable ECC event 0x%08lx\n", val);
|
|
mfsdram(DDR0_38, val);
|
|
if (val && corr_ecc)
|
|
printf("DDR0: Address of correctable ECC event %lx\n", val);
|
|
mfsdram(DDR0_39, val);
|
|
if (val && corr_ecc)
|
|
printf("DDR0: Address of correctable ECC event %lx\n", val);
|
|
mfsdram(DDR0_40, val);
|
|
if (val && corr_ecc)
|
|
printf("DDR0: Data of correctable ECC event 0x%08lx\n", val);
|
|
mfsdram(DDR0_41, val);
|
|
if (val && corr_ecc)
|
|
printf("DDR0: Data of correctable ECC event 0x%08lx\n", val);
|
|
#endif /* CONFIG_440EPX */
|
|
#endif /* CONFIG_440 */
|
|
show_regs(regs);
|
|
print_backtrace((unsigned long *)regs->gpr[1]);
|
|
panic("machine check");
|
|
}
|
|
|
|
void AlignmentException(struct pt_regs *regs)
|
|
{
|
|
#if defined(CONFIG_CMD_KGDB)
|
|
if (debugger_exception_handler && (*debugger_exception_handler)(regs))
|
|
return;
|
|
#endif
|
|
|
|
show_regs(regs);
|
|
print_backtrace((unsigned long *)regs->gpr[1]);
|
|
panic("Alignment Exception");
|
|
}
|
|
|
|
void ProgramCheckException(struct pt_regs *regs)
|
|
{
|
|
long esr_val;
|
|
|
|
#if defined(CONFIG_CMD_KGDB)
|
|
if (debugger_exception_handler && (*debugger_exception_handler)(regs))
|
|
return;
|
|
#endif
|
|
|
|
show_regs(regs);
|
|
|
|
esr_val = get_esr();
|
|
if( esr_val & ESR_PIL )
|
|
printf( "** Illegal Instruction **\n" );
|
|
else if( esr_val & ESR_PPR )
|
|
printf( "** Privileged Instruction **\n" );
|
|
else if( esr_val & ESR_PTR )
|
|
printf( "** Trap Instruction **\n" );
|
|
|
|
print_backtrace((unsigned long *)regs->gpr[1]);
|
|
panic("Program Check Exception");
|
|
}
|
|
|
|
void DecrementerPITException(struct pt_regs *regs)
|
|
{
|
|
/*
|
|
* Reset PIT interrupt
|
|
*/
|
|
mtspr(SPRN_TSR, 0x08000000);
|
|
|
|
/*
|
|
* Call timer_interrupt routine in interrupts.c
|
|
*/
|
|
timer_interrupt(NULL);
|
|
}
|
|
|
|
|
|
void UnknownException(struct pt_regs *regs)
|
|
{
|
|
#if defined(CONFIG_CMD_KGDB)
|
|
if (debugger_exception_handler && (*debugger_exception_handler)(regs))
|
|
return;
|
|
#endif
|
|
|
|
printf("Bad trap at PC: %lx, SR: %lx, vector=%lx\n",
|
|
regs->nip, regs->msr, regs->trap);
|
|
_exception(0, regs);
|
|
}
|
|
|
|
void DebugException(struct pt_regs *regs)
|
|
{
|
|
printf("Debugger trap at @ %lx\n", regs->nip );
|
|
show_regs(regs);
|
|
#if defined(CONFIG_CMD_BEDBUG)
|
|
do_bedbug_breakpoint( regs );
|
|
#endif
|
|
}
|
|
|
|
/* Probe an address by reading. If not present, return -1, otherwise
|
|
* return 0.
|
|
*/
|
|
int
|
|
addr_probe(uint *addr)
|
|
{
|
|
#if 0
|
|
int retval;
|
|
|
|
__asm__ __volatile__( \
|
|
"1: lwz %0,0(%1)\n" \
|
|
" eieio\n" \
|
|
" li %0,0\n" \
|
|
"2:\n" \
|
|
".section .fixup,\"ax\"\n" \
|
|
"3: li %0,-1\n" \
|
|
" b 2b\n" \
|
|
".section __ex_table,\"a\"\n" \
|
|
" .align 2\n" \
|
|
" .long 1b,3b\n" \
|
|
".text" \
|
|
: "=r" (retval) : "r"(addr));
|
|
|
|
return (retval);
|
|
#endif
|
|
return 0;
|
|
}
|