mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-14 17:07:38 +00:00
f6c7122ce6
Clock driver for the Renesas RZ/N1 SoC family. This is based on
Linux kernel 6.2.y drivers/clk/renesas/r9a06g032-clocks.c as found in
commit 02693e11611e ("clk: renesas: r9a06g032: Repair grave increment error"),
with the following additional patch series applied:
https://lore.kernel.org/linux-renesas-soc/20230301215520.828455-1-ralph.siemsen@linaro.org/
Notable difference: this version avoids allocating a 'struct clk'
for each clock source, as this is problematic before relocation.
Instead, it uses the same approach as existing Renesas R-Car Gen2/3
clock drivers, using a temporary structure filled on-the-fly.
Signed-off-by: Ralph Siemsen <ralph.siemsen@linaro.org>
Reviewed-by: Marek Vasut <marek.vasut+renesas@mailbox.org>
25 lines
1.2 KiB
Makefile
25 lines
1.2 KiB
Makefile
obj-$(CONFIG_CLK_RCAR) += renesas-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_RCAR_CPG_LIB) += rcar-cpg-lib.o
|
|
obj-$(CONFIG_CLK_RCAR_GEN2) += clk-rcar-gen2.o
|
|
obj-$(CONFIG_CLK_R8A774A1) += r8a774a1-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_R8A774B1) += r8a774b1-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_R8A774C0) += r8a774c0-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_R8A774E1) += r8a774e1-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_R8A7790) += r8a7790-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_R8A7791) += r8a7791-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_R8A7792) += r8a7792-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_R8A7793) += r8a7791-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_R8A7794) += r8a7794-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_RCAR_GEN3) += clk-rcar-gen3.o
|
|
obj-$(CONFIG_CLK_R8A7795) += r8a7795-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_R8A77960) += r8a7796-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_R8A77961) += r8a7796-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_R8A77965) += r8a77965-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_R8A77970) += r8a77970-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_R8A77980) += r8a77980-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_R8A77990) += r8a77990-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_R8A77995) += r8a77995-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_R8A779A0) += r8a779a0-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_R8A779F0) += r8a779f0-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_R8A779G0) += r8a779g0-cpg-mssr.o
|
|
obj-$(CONFIG_CLK_R9A06G032) += r9a06g032-clocks.o
|