mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-05 11:00:15 +00:00
b2a6dfe4f8
We do not have to define CONFIG_MPC5xxx in board config headers (and start.S) because it is defined in arch/powerpc/cpu/mpc5xxx/config.mk. Signed-off-by: Masahiro Yamada <yamada.m@jp.panasonic.com>
397 lines
12 KiB
C
397 lines
12 KiB
C
/*
|
|
* (C) Copyright 2006-2008
|
|
* Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef __CONFIG_H
|
|
#define __CONFIG_H
|
|
|
|
/*
|
|
* High Level Configuration Options
|
|
* (easy to change)
|
|
*/
|
|
|
|
#define CONFIG_MPC5200
|
|
#define CONFIG_MCC200 1 /* MCC200 board */
|
|
|
|
/*
|
|
* Valid values for CONFIG_SYS_TEXT_BASE are:
|
|
* 0xFC000000 boot low (standard configuration)
|
|
* 0xFFF00000 boot high
|
|
* 0x00100000 boot from RAM (for testing only)
|
|
*/
|
|
#ifndef CONFIG_SYS_TEXT_BASE
|
|
#define CONFIG_SYS_TEXT_BASE 0xFC000000
|
|
#endif
|
|
|
|
#define CONFIG_SYS_MPC5XXX_CLKIN 33000000 /* ... running at 33MHz */
|
|
|
|
#define CONFIG_MISC_INIT_R
|
|
|
|
#define CONFIG_HIGH_BATS 1 /* High BATs supported */
|
|
|
|
/*
|
|
* Serial console configuration
|
|
*
|
|
* To select console on the one of 8 external UARTs,
|
|
* define CONFIG_QUART_CONSOLE as 1, 2, 3, or 4 for the first Quad UART,
|
|
* or as 5, 6, 7, or 8 for the second Quad UART.
|
|
* COM11, COM12, COM13, COM14 are located on the second Quad UART.
|
|
*
|
|
* CONFIG_PSC_CONSOLE must be undefined in this case.
|
|
*/
|
|
#if !defined(CONFIG_PRS200)
|
|
/* MCC200 configuration: */
|
|
#ifdef CONFIG_CONSOLE_COM12
|
|
#define CONFIG_QUART_CONSOLE 6 /* console is on UARTF of QUART2 */
|
|
#else
|
|
#define CONFIG_QUART_CONSOLE 8 /* console is on UARTH of QUART2 */
|
|
#endif
|
|
#else
|
|
/* PRS200 configuration: */
|
|
#undef CONFIG_QUART_CONSOLE
|
|
#endif /* CONFIG_PRS200 */
|
|
/*
|
|
* To select console on PSC1, define CONFIG_PSC_CONSOLE as 1
|
|
* and undefine CONFIG_QUART_CONSOLE.
|
|
*/
|
|
#if !defined(CONFIG_PRS200)
|
|
/* MCC200 configuration: */
|
|
#define CONFIG_PSC_CONSOLE 1 /* PSC1 may be COM */
|
|
#define CONFIG_PSC_CONSOLE2 2 /* PSC2 is PSoC */
|
|
#else
|
|
/* PRS200 configuration: */
|
|
#define CONFIG_PSC_CONSOLE 1 /* console is on PSC1 */
|
|
#endif
|
|
#define CONFIG_BAUDRATE 115200
|
|
#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 }
|
|
|
|
#define CONFIG_MII 1
|
|
|
|
#define CONFIG_DOS_PARTITION
|
|
|
|
/* USB */
|
|
#define CONFIG_USB_OHCI
|
|
#define CONFIG_USB_STORAGE
|
|
/* automatic software updates (see board/mcc200/auto_update.c) */
|
|
#define CONFIG_AUTO_UPDATE 1
|
|
|
|
|
|
/*
|
|
* BOOTP options
|
|
*/
|
|
#define CONFIG_BOOTP_BOOTFILESIZE
|
|
#define CONFIG_BOOTP_BOOTPATH
|
|
#define CONFIG_BOOTP_GATEWAY
|
|
#define CONFIG_BOOTP_HOSTNAME
|
|
|
|
|
|
/*
|
|
* Command line configuration.
|
|
*/
|
|
#include <config_cmd_default.h>
|
|
|
|
#define CONFIG_CMD_BEDBUG
|
|
#define CONFIG_CMD_FAT
|
|
#define CONFIG_CMD_I2C
|
|
#define CONFIG_CMD_USB
|
|
|
|
#undef CONFIG_CMD_NET
|
|
#undef CONFIG_CMD_NFS
|
|
|
|
/*
|
|
* Autobooting
|
|
*/
|
|
#define CONFIG_BOOTDELAY 1 /* autoboot after 1 second */
|
|
|
|
#define CONFIG_PREBOOT "echo;" \
|
|
"echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;" \
|
|
"echo"
|
|
|
|
#undef CONFIG_BOOTARGS
|
|
|
|
#ifdef CONFIG_PRS200
|
|
# define CONFIG_SYS__BOARDNAME "prs200"
|
|
# define CONFIG_SYS__LINUX_CONSOLE "ttyS0"
|
|
#else
|
|
# define CONFIG_SYS__BOARDNAME "mcc200"
|
|
# define CONFIG_SYS__LINUX_CONSOLE "ttyEU5"
|
|
#endif
|
|
|
|
/* Network */
|
|
#define CONFIG_ETHADDR 00:17:17:ff:00:00
|
|
#define CONFIG_IPADDR 10.76.9.29
|
|
#define CONFIG_SERVERIP 10.76.9.1
|
|
|
|
#include <version.h> /* For U-Boot version */
|
|
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
|
"ubootver=" U_BOOT_VERSION "\0" \
|
|
"netdev=eth0\0" \
|
|
"hostname=" CONFIG_SYS__BOARDNAME "\0" \
|
|
"nfsargs=setenv bootargs root=/dev/nfs rw " \
|
|
"nfsroot=${serverip}:${rootpath}\0" \
|
|
"ramargs=setenv bootargs root=/dev/mtdblock2 " \
|
|
"rootfstype=cramfs\0" \
|
|
"addip=setenv bootargs ${bootargs} " \
|
|
"ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
|
|
":${hostname}:${netdev}:off panic=1\0" \
|
|
"addcons=setenv bootargs ${bootargs} " \
|
|
"console=${console},${baudrate} " \
|
|
"ubootver=${ubootver} board=${board}\0" \
|
|
"flash_nfs=run nfsargs addip addcons;" \
|
|
"bootm ${kernel_addr}\0" \
|
|
"flash_self=run ramargs addip addcons;" \
|
|
"bootm ${kernel_addr} ${ramdisk_addr}\0" \
|
|
"net_nfs=tftp 200000 ${bootfile};" \
|
|
"run nfsargs addip addcons;bootm\0" \
|
|
"console=" CONFIG_SYS__LINUX_CONSOLE "\0" \
|
|
"rootpath=/opt/eldk/ppc_6xx\0" \
|
|
"bootfile=/tftpboot/" CONFIG_SYS__BOARDNAME "/uImage\0" \
|
|
"load=tftp 200000 /tftpboot/" CONFIG_SYS__BOARDNAME "/u-boot.bin\0" \
|
|
"text_base=" __stringify(CONFIG_SYS_TEXT_BASE) "\0" \
|
|
"kernel_addr=0xFC0C0000\0" \
|
|
"update=protect off ${text_base} +${filesize};" \
|
|
"era ${text_base} +${filesize};" \
|
|
"cp.b 200000 ${text_base} ${filesize}\0" \
|
|
"unlock=yes\0" \
|
|
""
|
|
|
|
#define CONFIG_BOOTCOMMAND "run flash_self"
|
|
|
|
#define CONFIG_SYS_HUSH_PARSER 1 /* use "hush" command parser */
|
|
|
|
/*
|
|
* IPB Bus clocking configuration.
|
|
*/
|
|
#define CONFIG_SYS_IPBCLK_EQUALS_XLBCLK /* define for 133MHz speed */
|
|
|
|
/*
|
|
* I2C configuration
|
|
*/
|
|
#define CONFIG_HARD_I2C 1 /* I2C with hardware support */
|
|
#define CONFIG_SYS_I2C_MODULE 2 /* Select I2C module #1 or #2 */
|
|
|
|
#define CONFIG_SYS_I2C_SPEED 100000 /* 100 kHz */
|
|
#define CONFIG_SYS_I2C_SLAVE 0x7F
|
|
|
|
/*
|
|
* Flash configuration (8,16 or 32 MB)
|
|
* TEXT base always at 0xFFF00000
|
|
* ENV_ADDR always at 0xFFF40000
|
|
* FLASH_BASE at 0xFC000000 for 64 MB (only 32MB are supported, not enough addr lines!!!)
|
|
* 0xFE000000 for 32 MB
|
|
* 0xFF000000 for 16 MB
|
|
* 0xFF800000 for 8 MB
|
|
*/
|
|
#define CONFIG_SYS_FLASH_BASE 0xfc000000
|
|
#define CONFIG_SYS_FLASH_SIZE 0x04000000
|
|
|
|
#define CONFIG_SYS_FLASH_CFI /* The flash is CFI compatible */
|
|
#define CONFIG_FLASH_CFI_DRIVER /* Use common CFI driver */
|
|
|
|
#define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE }
|
|
|
|
#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
|
|
#define CONFIG_SYS_MAX_FLASH_SECT 512 /* max number of sectors on one chip */
|
|
|
|
#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1 /* use buffered writes (20x faster) */
|
|
#define CONFIG_SYS_FLASH_PROTECTION 1 /* hardware flash protection */
|
|
|
|
#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
|
|
#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
|
|
|
|
#define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */
|
|
#define CONFIG_SYS_FLASH_QUIET_TEST 1 /* don't warn upon unknown flash */
|
|
|
|
#define CONFIG_ENV_IS_IN_FLASH 1 /* use FLASH for environment vars */
|
|
|
|
#define CONFIG_ENV_SECT_SIZE 0x40000 /* size of one complete sector */
|
|
#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + CONFIG_SYS_MONITOR_LEN)
|
|
#define CONFIG_ENV_SIZE 0x2000 /* Total Size of Environment Sector */
|
|
|
|
/* Address and size of Redundant Environment Sector */
|
|
#define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR + CONFIG_ENV_SECT_SIZE)
|
|
#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
|
|
|
|
#define CONFIG_ENV_OVERWRITE 1 /* allow modification of vendor params */
|
|
|
|
#if CONFIG_SYS_TEXT_BASE == CONFIG_SYS_FLASH_BASE
|
|
#define CONFIG_SYS_LOWBOOT 1
|
|
#endif
|
|
|
|
/*
|
|
* Memory map
|
|
*/
|
|
#define CONFIG_SYS_MBAR 0xf0000000
|
|
#define CONFIG_SYS_SDRAM_BASE 0x00000000
|
|
#define CONFIG_SYS_DEFAULT_MBAR 0x80000000
|
|
|
|
/* Use SRAM until RAM will be available */
|
|
#define CONFIG_SYS_INIT_RAM_ADDR MPC5XXX_SRAM
|
|
#define CONFIG_SYS_INIT_RAM_SIZE MPC5XXX_SRAM_SIZE /* Size of used area in DPRAM */
|
|
|
|
|
|
#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
|
|
#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
|
|
|
|
#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
|
|
#if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
|
|
# define CONFIG_SYS_RAMBOOT 1
|
|
#endif
|
|
|
|
#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
|
|
#define CONFIG_SYS_MALLOC_LEN (512 << 10) /* Reserve 512 kB for malloc() */
|
|
#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
|
|
|
|
/*
|
|
* Ethernet configuration
|
|
*/
|
|
/* #define CONFIG_MPC5xxx_FEC 1 */
|
|
/* #define CONFIG_MPC5xxx_FEC_MII100 */
|
|
/*
|
|
* Define CONFIG_MPC5xxx_FEC_MII10 to force FEC at 10Mb
|
|
*/
|
|
/* #define CONFIG_MPC5xxx_FEC_MII10 */
|
|
#define CONFIG_PHY_ADDR 1
|
|
|
|
/*
|
|
* LCD Splash Screen
|
|
*/
|
|
#if !defined(CONFIG_PRS200)
|
|
#define CONFIG_LCD 1
|
|
#define CONFIG_PROGRESSBAR 1
|
|
#endif
|
|
|
|
#if defined(CONFIG_LCD)
|
|
#define CONFIG_SPLASH_SCREEN 1
|
|
#define CONFIG_SYS_CONSOLE_IS_IN_ENV 1
|
|
#define LCD_BPP LCD_MONOCHROME
|
|
#endif
|
|
|
|
/*
|
|
* GPIO configuration
|
|
*/
|
|
/* 0x10000004 = 32MB SDRAM */
|
|
/* 0x90000004 = 64MB SDRAM */
|
|
#if defined(CONFIG_LCD)
|
|
/* set PSC2 in UART mode */
|
|
#define CONFIG_SYS_GPS_PORT_CONFIG 0x00000044
|
|
#else
|
|
#define CONFIG_SYS_GPS_PORT_CONFIG 0x00000004
|
|
#endif
|
|
|
|
/*
|
|
* Miscellaneous configurable options
|
|
*/
|
|
#define CONFIG_SYS_LONGHELP /* undef to save memory */
|
|
#if defined(CONFIG_CMD_KGDB)
|
|
#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
|
|
#else
|
|
#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
|
|
#endif
|
|
#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
|
|
#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
|
|
#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
|
|
|
|
#define CONFIG_SYS_MEMTEST_START 0x00100000 /* memtest works on */
|
|
#define CONFIG_SYS_MEMTEST_END 0x00f00000 /* 1 ... 15 MB in DRAM */
|
|
|
|
#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
|
|
|
|
#define CONFIG_SYS_CACHELINE_SIZE 32 /* For MPC5xxx CPUs */
|
|
#if defined(CONFIG_CMD_KGDB)
|
|
# define CONFIG_SYS_CACHELINE_SHIFT 5 /* log base 2 of the above value */
|
|
#endif
|
|
|
|
/*
|
|
* Various low-level settings
|
|
*/
|
|
#define CONFIG_SYS_HID0_INIT HID0_ICE | HID0_ICFI
|
|
#define CONFIG_SYS_HID0_FINAL HID0_ICE
|
|
|
|
#define CONFIG_SYS_BOOTCS_START CONFIG_SYS_FLASH_BASE
|
|
#define CONFIG_SYS_BOOTCS_SIZE CONFIG_SYS_FLASH_SIZE
|
|
#define CONFIG_SYS_BOOTCS_CFG 0x0004fb00
|
|
#define CONFIG_SYS_CS0_START CONFIG_SYS_FLASH_BASE
|
|
#define CONFIG_SYS_CS0_SIZE CONFIG_SYS_FLASH_SIZE
|
|
|
|
/* Quad UART @0x80000000 (MBAR is relocated to 0xF0000000) */
|
|
#define CONFIG_SYS_CS2_START 0x80000000
|
|
#define CONFIG_SYS_CS2_SIZE 0x00001000
|
|
#define CONFIG_SYS_CS2_CFG 0x1d300
|
|
|
|
/* Second Quad UART @0x80010000 */
|
|
#define CONFIG_SYS_CS1_START 0x80010000
|
|
#define CONFIG_SYS_CS1_SIZE 0x00001000
|
|
#define CONFIG_SYS_CS1_CFG 0x1d300
|
|
|
|
/* Leica - build revision resistors */
|
|
/*
|
|
#define CONFIG_SYS_CS3_START 0x80020000
|
|
#define CONFIG_SYS_CS3_SIZE 0x00000004
|
|
#define CONFIG_SYS_CS3_CFG 0x1d300
|
|
*/
|
|
|
|
/*
|
|
* Select one of quarts as a default
|
|
* console. If undefined - PSC console
|
|
* wil be default
|
|
*/
|
|
#define CONFIG_SYS_CS_BURST 0x00000000
|
|
#define CONFIG_SYS_CS_DEADCYCLE 0x33333333
|
|
|
|
#define CONFIG_SYS_RESET_ADDRESS 0xff000000
|
|
|
|
/*
|
|
* QUART Expanders support
|
|
*/
|
|
#if defined(CONFIG_QUART_CONSOLE)
|
|
/*
|
|
* We'll use NS16550 chip routines,
|
|
*/
|
|
#define CONFIG_SYS_NS16550 1
|
|
#define CONFIG_SYS_NS16550_SERIAL 1
|
|
#define CONFIG_CONS_INDEX 1
|
|
/*
|
|
* To achieve necessary offset on SC16C554
|
|
* A0-A2 (register select) pins with NS16550
|
|
* functions (in struct NS16550), REG_SIZE
|
|
* should be 4, because A0-A2 pins are connected
|
|
* to DA2-DA4 address bus lines.
|
|
*/
|
|
#define CONFIG_SYS_NS16550_REG_SIZE 4
|
|
/*
|
|
* LocalPlus Bus already inited in cpu_init_f(),
|
|
* so can work with QUART's chip selects.
|
|
* One of four SC16C554 UARTs is selected with
|
|
* A3-A4 (DA5-DA6) lines.
|
|
*/
|
|
#if (CONFIG_QUART_CONSOLE > 0) && (CONFIG_QUART_CONSOLE < 5) && !defined(CONFIG_PRS200)
|
|
#define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CS2_START | (CONFIG_QUART_CONSOLE - 1)<<5)
|
|
#elif (CONFIG_QUART_CONSOLE > 4) && (CONFIG_QUART_CONSOLE < 9)
|
|
#define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CS1_START | (CONFIG_QUART_CONSOLE - 5)<<5)
|
|
#else
|
|
#error "Wrong QUART expander number."
|
|
#endif
|
|
|
|
/*
|
|
* SC16C554 chip's external crystal oscillator frequency
|
|
* is 7.3728 MHz
|
|
*/
|
|
#define CONFIG_SYS_NS16550_CLK 7372800
|
|
#endif /* CONFIG_QUART_CONSOLE */
|
|
/*-----------------------------------------------------------------------
|
|
* USB stuff
|
|
*-----------------------------------------------------------------------
|
|
*/
|
|
#define CONFIG_USB_CLOCK 0x0001BBBB
|
|
#define CONFIG_USB_CONFIG 0x00005000
|
|
|
|
#define CONFIG_AUTOBOOT_KEYED /* use key strings to stop autoboot */
|
|
#define CONFIG_AUTOBOOT_STOP_STR "432"
|
|
#define CONFIG_SILENT_CONSOLE 1
|
|
|
|
#endif /* __CONFIG_H */
|