mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-21 10:43:06 +00:00
22d3fcd337
Add clk_rcg_set_rate() which allows to configure clocks without programming MND values. This is required for configuring I2C clocks on QCS404. Co-developed-by: Mike Worsfold <mworsfold@impinj.com> Signed-off-by: Mike Worsfold <mworsfold@impinj.com> Signed-off-by: Sumit Garg <sumit.garg@linaro.org>
48 lines
1.1 KiB
C
48 lines
1.1 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* Qualcomm APQ8016, APQ8096, SDM845
|
|
*
|
|
* (C) Copyright 2017 Jorge Ramirez-Ortiz <jorge.ramirez-ortiz@linaro.org>
|
|
*/
|
|
#ifndef _CLOCK_SNAPDRAGON_H
|
|
#define _CLOCK_SNAPDRAGON_H
|
|
|
|
#define CFG_CLK_SRC_CXO (0 << 8)
|
|
#define CFG_CLK_SRC_GPLL0 (1 << 8)
|
|
#define CFG_CLK_SRC_GPLL0_EVEN (6 << 8)
|
|
#define CFG_CLK_SRC_MASK (7 << 8)
|
|
|
|
struct pll_vote_clk {
|
|
uintptr_t status;
|
|
int status_bit;
|
|
uintptr_t ena_vote;
|
|
int vote_bit;
|
|
};
|
|
|
|
struct vote_clk {
|
|
uintptr_t cbcr_reg;
|
|
uintptr_t ena_vote;
|
|
int vote_bit;
|
|
};
|
|
struct bcr_regs {
|
|
uintptr_t cfg_rcgr;
|
|
uintptr_t cmd_rcgr;
|
|
uintptr_t M;
|
|
uintptr_t N;
|
|
uintptr_t D;
|
|
};
|
|
|
|
struct msm_clk_priv {
|
|
phys_addr_t base;
|
|
};
|
|
|
|
void clk_enable_gpll0(phys_addr_t base, const struct pll_vote_clk *gpll0);
|
|
void clk_bcr_update(phys_addr_t apps_cmd_rgcr);
|
|
void clk_enable_cbc(phys_addr_t cbcr);
|
|
void clk_enable_vote_clk(phys_addr_t base, const struct vote_clk *vclk);
|
|
void clk_rcg_set_rate_mnd(phys_addr_t base, const struct bcr_regs *regs,
|
|
int div, int m, int n, int source);
|
|
void clk_rcg_set_rate(phys_addr_t base, const struct bcr_regs *regs, int div,
|
|
int source);
|
|
|
|
#endif
|