mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-17 10:18:38 +00:00
f050e3fe45
Device tree alignment with Linux kernel v5.11-rc2 - fix DCMI DMA features on stm32mp15 family - Add alternate pinmux for FMC EBI bus - Harmonize EHCI/OHCI DT nodes name on stm32mp15 - update sdmmc IP version for STM32MP15 - Add LP timer irqs on stm32mp151 - Add LP timer wakeup-source on stm32mp151 - enable HASH by default on stm32mp15 - enable CRC1 by default on stm32mp15 - enable CRYP by default on stm32mp15 - set bus-type in DCMI endpoint for stm32mp157c-ev1 board - reorder spi4 within stm32mp15-pinctrl - add STUSB1600 Type-C using I2C4 on stm32mp15xx-dkx - fix mdma1 clients channel priority level on stm32mp151 - fix dmamux reg property on stm32mp151 - adjust USB OTG gadget fifo sizes in stm32mp151 - update stm32mp151 for remote proc synchronization support - support child mfd cells for the stm32mp1 TAMP syscon Signed-off-by: Patrick Delaunay <patrick.delaunay@st.com> Signed-off-by: Patrick Delaunay <patrick.delaunay@foss.st.com>
52 lines
1.4 KiB
Text
52 lines
1.4 KiB
Text
// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
|
|
/*
|
|
* Copyright (C) STMicroelectronics 2019 - All Rights Reserved
|
|
* Author: Alexandre Torgue <alexandre.torgue@st.com> for STMicroelectronics.
|
|
*/
|
|
|
|
#include "stm32mp151.dtsi"
|
|
|
|
/ {
|
|
cpus {
|
|
cpu1: cpu@1 {
|
|
compatible = "arm,cortex-a7";
|
|
clock-frequency = <650000000>;
|
|
device_type = "cpu";
|
|
reg = <1>;
|
|
};
|
|
};
|
|
|
|
arm-pmu {
|
|
interrupts = <GIC_SPI 200 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 201 IRQ_TYPE_LEVEL_HIGH>;
|
|
interrupt-affinity = <&cpu0>, <&cpu1>;
|
|
};
|
|
|
|
soc {
|
|
m_can1: can@4400e000 {
|
|
compatible = "bosch,m_can";
|
|
reg = <0x4400e000 0x400>, <0x44011000 0x1400>;
|
|
reg-names = "m_can", "message_ram";
|
|
interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>;
|
|
interrupt-names = "int0", "int1";
|
|
clocks = <&rcc CK_HSE>, <&rcc FDCAN_K>;
|
|
clock-names = "hclk", "cclk";
|
|
bosch,mram-cfg = <0x0 0 0 32 0 0 2 2>;
|
|
status = "disabled";
|
|
};
|
|
|
|
m_can2: can@4400f000 {
|
|
compatible = "bosch,m_can";
|
|
reg = <0x4400f000 0x400>, <0x44011000 0x2800>;
|
|
reg-names = "m_can", "message_ram";
|
|
interrupts = <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>;
|
|
interrupt-names = "int0", "int1";
|
|
clocks = <&rcc CK_HSE>, <&rcc FDCAN_K>;
|
|
clock-names = "hclk", "cclk";
|
|
bosch,mram-cfg = <0x1400 0 0 32 0 0 2 2>;
|
|
status = "disabled";
|
|
};
|
|
};
|
|
};
|