mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-16 09:48:16 +00:00
1d9f410500
- Introducing the concept of SoCs "./cpu/$(CPU)/$(SOC)" - creating subdirs for SoCs ./cpu/arm920t/imx and ./cpu/arm920t/s3c24x0 - moving SoC specific code out of cpu/arm920t/ into cpu/arm920t/$(SOC)/ - moving drivers/s3c24x0_i2c.c and drivers/serial_imx.c out of drivers/ into cpu/arm920t/$(SOC)/
117 lines
2.4 KiB
C
117 lines
2.4 KiB
C
/*
|
|
* (C) Copyright 2002
|
|
* Sysgo Real-Time Solutions, GmbH <www.elinos.com>
|
|
* Marius Groeger <mgroeger@sysgo.de>
|
|
*
|
|
* (C) Copyright 2002
|
|
* Sysgo Real-Time Solutions, GmbH <www.elinos.com>
|
|
* Alex Zuepke <azu@sysgo.de>
|
|
*
|
|
* (C) Copyright 2002
|
|
* Gary Jennejohn, DENX Software Engineering, <gj@denx.de>
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
#include <common.h>
|
|
#if defined (CONFIG_IMX)
|
|
|
|
#include <arm920t.h>
|
|
#include <asm/arch/imx-regs.h>
|
|
|
|
int interrupt_init (void)
|
|
{
|
|
int i;
|
|
/* setup GP Timer 1 */
|
|
TCTL1 = TCTL_SWR;
|
|
for ( i=0; i<100; i++) TCTL1 = 0; /* We have no udelay by now */
|
|
TPRER1 = get_PERCLK1() / 1000000; /* 1 MHz */
|
|
TCTL1 |= TCTL_FRR | (1<<1); /* Freerun Mode, PERCLK1 input */
|
|
|
|
reset_timer_masked();
|
|
|
|
return (0);
|
|
}
|
|
|
|
/*
|
|
* timer without interrupts
|
|
*/
|
|
|
|
void reset_timer (void)
|
|
{
|
|
reset_timer_masked ();
|
|
}
|
|
|
|
ulong get_timer (ulong base)
|
|
{
|
|
return get_timer_masked ();
|
|
}
|
|
|
|
void set_timer (ulong t)
|
|
{
|
|
/* nop */
|
|
}
|
|
|
|
void reset_timer_masked (void)
|
|
{
|
|
TCTL1 &= ~TCTL_TEN;
|
|
TCTL1 |= TCTL_TEN; /* Enable timer */
|
|
}
|
|
|
|
ulong get_timer_masked (void)
|
|
{
|
|
return TCN1;
|
|
}
|
|
|
|
void udelay_masked (unsigned long usec)
|
|
{
|
|
ulong start = get_timer_masked();
|
|
|
|
while (get_timer_masked () - start < usec )
|
|
/*NOP*/;
|
|
}
|
|
|
|
void udelay (unsigned long usec)
|
|
{
|
|
udelay_masked(usec);
|
|
}
|
|
|
|
/*
|
|
* This function is derived from PowerPC code (read timebase as long long).
|
|
* On ARM it just returns the timer value.
|
|
*/
|
|
unsigned long long get_ticks(void)
|
|
{
|
|
return get_timer(0);
|
|
}
|
|
|
|
/*
|
|
* This function is derived from PowerPC code (timebase clock frequency).
|
|
* On ARM it returns the number of timer ticks per second.
|
|
*/
|
|
ulong get_tbclk (void)
|
|
{
|
|
ulong tbclk;
|
|
|
|
tbclk = CFG_HZ;
|
|
|
|
return tbclk;
|
|
}
|
|
|
|
#endif /* defined (CONFIG_IMX) */
|